-
1
-
-
0003567872
-
-
Boston: Kluwer Academic
-
R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.L. Sangio-vanni-Vincentelli, "Logic Minimization Algorithms for VLSI Synthesis," Boston: Kluwer Academic, 1984.
-
(1984)
Logic Minimization Algorithms for VLSI Synthesis
-
-
Brayton, R.K.1
Hachtel, G.D.2
McMullen, C.T.3
Sangio-vanni-Vincentelli, A.L.4
-
2
-
-
0022769976
-
Graph-Based Algorithm for Boolean Function Manipulation
-
Aug.
-
R. Bryant, "Graph-Based Algorithm for Boolean Function Manipulation," IEEE Trans. Computers, vol. 35, no. 8, pp. 677-691, Aug. 1986.
-
(1986)
IEEE Trans. Computers
, vol.35
, Issue.8
, pp. 677-691
-
-
Bryant, R.1
-
3
-
-
0027595026
-
Solution of Switching Equations Based on a Tabular Algebra
-
May
-
P. Trabado, A. Lloris-Ruiz, J. Ortega-Lopera, "Solution of Switching Equations Based on a Tabular Algebra," IEEE Trans. Computers, vol. 42, no. 5, pp. 591-596, May 1993.
-
(1993)
IEEE Trans. Computers
, vol.42
, Issue.5
, pp. 591-596
-
-
Trabado, P.1
Lloris-Ruiz, A.2
Ortega-Lopera, J.3
-
4
-
-
0028386016
-
Some Additions to 'Solution of Switching Equations Based on a Tabular Algebra'
-
Mar.
-
S. Unger, "Some Additions to 'Solution of Switching Equations Based on a Tabular Algebra'," IEEE Trans. Computers, vol. 43, no. 3, pp. 365-367, Mar. 1994.
-
(1994)
IEEE Trans. Computers
, vol.43
, Issue.3
, pp. 365-367
-
-
Unger, S.1
-
7
-
-
0026191360
-
Translation of the Problem of Complete Test Set Generation to Pseudo-Boolean Programming
-
July
-
P.R. Bhattacharjee, S.K. Basu, and J.C. Paul, "Translation of the Problem of Complete Test Set Generation to Pseudo-Boolean Programming," IEEE Trans. Computers, vol. 40, no. 7, pp. 864-867, July 1991.
-
(1991)
IEEE Trans. Computers
, vol.40
, Issue.7
, pp. 864-867
-
-
Bhattacharjee, P.R.1
Basu, S.K.2
Paul, J.C.3
-
8
-
-
0024703360
-
Improved Techniques for Estimating Signal Probabilities
-
July
-
B. Krishnamurthy and J.G. Tollis, "Improved Techniques for Estimating Signal Probabilities," IEEE Trans. Computers, vol. 38, no. 7, pp. 1,041-1,045, July 1989.
-
(1989)
IEEE Trans. Computers
, vol.38
, Issue.7
, pp. 1041-1045
-
-
Krishnamurthy, B.1
Tollis, J.G.2
-
9
-
-
0022012707
-
An Algorithm to Derive the Complement of a Binary Function with Multiple-Valued Inputs
-
Feb.
-
T. Sasao, "An Algorithm to Derive the Complement of a Binary Function with Multiple-Valued Inputs," IEEE Trans. Computers, vol. 34, no. 2, pp. 131-140, Feb. 1985.
-
(1985)
IEEE Trans. Computers
, vol.34
, Issue.2
, pp. 131-140
-
-
Sasao, T.1
-
10
-
-
33747127126
-
Negation Trees: A Unified Approach to Boolean Function Complementation
-
May
-
Y. Wang and C. McCrosky, "Negation Trees: A Unified Approach to Boolean Function Complementation," IEEE Trans. Computers, vol. 45, no. 5, pp. 626-630, May 1996.
-
(1996)
IEEE Trans. Computers
, vol.45
, Issue.5
, pp. 626-630
-
-
Wang, Y.1
McCrosky, C.2
-
11
-
-
0026913667
-
Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams
-
Sept.
-
R. Bryant, "Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams," ACM Computing Surveys, vol. 24, no. 3, Sept. 1992.
-
(1992)
ACM Computing Surveys
, vol.24
, Issue.3
-
-
Bryant, R.1
-
12
-
-
0026175133
-
Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams
-
K.M. Bulter, D.E. Ross, R. Kapur, and M.R. Mercer, "Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams," Proc. 28th Design Automation Conf., pp. 417-420, 1991.
-
(1991)
Proc. 28th Design Automation Conf.
, pp. 417-420
-
-
Bulter, K.M.1
Ross, D.E.2
Kapur, R.3
Mercer, M.R.4
-
13
-
-
0025432031
-
Finding the Optimal Variable Ordering for Binary Decision Diagrams
-
May
-
S.J. Friedman and K.J. Supowit, "Finding the Optimal Variable Ordering for Binary Decision Diagrams," IEEE Trans. Computers, vol, 39, no. 5, pp. 710-713, May 1990.
-
(1990)
IEEE Trans. Computers
, vol.39
, Issue.5
, pp. 710-713
-
-
Friedman, S.J.1
Supowit, K.J.2
-
14
-
-
0002013079
-
Logic Verification Using Binary Decision Diagrams in Logic Synthesis Environment
-
S. Malik, A. Wang, R. Brayton and A. Sangiovanni-Vincentelli, "Logic Verification Using Binary Decision Diagrams in Logic Synthesis Environment," Proc. Design Automation Conf., pp. 624-628, 1988.
-
(1988)
Proc. Design Automation Conf.
, pp. 624-628
-
-
Malik, S.1
Wang, A.2
Brayton, R.3
Sangiovanni-Vincentelli, A.4
-
15
-
-
0027001101
-
Functional Approaches to Generating Orderings for Efficient Symbolic Representation
-
M. Mercer, R. Kapur, and D. Ross, "Functional Approaches to Generating Orderings for Efficient Symbolic Representation," Proc. 29th Design Automation Conf., pp. 40-45, 1992.
-
(1992)
Proc. 29th Design Automation Conf.
, pp. 40-45
-
-
Mercer, M.1
Kapur, R.2
Ross, D.3
-
16
-
-
0027841555
-
Dynamic Variable Ordering for Ordered Binary Decision Diagrams
-
R. Rudell, "Dynamic Variable Ordering for Ordered Binary Decision Diagrams," Proc. Int'l Conf. Computer-Aided-Design, pp. 42-47, 1993.
-
(1993)
Proc. Int'l Conf. Computer-Aided-Design
, pp. 42-47
-
-
Rudell, R.1
-
17
-
-
0026882239
-
On the OBDD-Representation of General Boolean Functions
-
June
-
H. Liaw and C. Lin, "On the OBDD-Representation of General Boolean Functions," IEEE Trans. Computers, vol. 41, no. 6, pp. 661-664, June 1992.
-
(1992)
IEEE Trans. Computers
, vol.41
, Issue.6
, pp. 661-664
-
-
Liaw, H.1
Lin, C.2
-
18
-
-
0028533061
-
The Size of Reduced OBDD's and Optimal Read-once Branching Programs for Almost All Boolean Functions
-
Nov.
-
I. Wegener, "The Size of Reduced OBDD's and Optimal Read-once Branching Programs for Almost All Boolean Functions," IEEE Trans. Computers, vol. 43, no. 11, Nov. 1994
-
(1994)
IEEE Trans. Computers
, vol.43
, Issue.11
-
-
Wegener, I.1
-
19
-
-
0012110474
-
Fast Recursive Boolean Function Manipulation
-
R.K. Brayton, J.D. Cohen, G.D. Hachtel, B.M. Trager, D.Y.Y. Yun, "Fast Recursive Boolean Function Manipulation," Proc. ISCAS 1982, pp. 58-62, 1982.
-
(1982)
Proc. ISCAS 1982
, pp. 58-62
-
-
Brayton, R.K.1
Cohen, J.D.2
Hachtel, G.D.3
Trager, B.M.4
Yun, D.Y.Y.5
-
20
-
-
0025558645
-
Efficient Implementation of a BDD Package
-
June
-
K. Brace, R. Rudell, and R. Bryant, "Efficient Implementation of a BDD Package," Proc. 27th Design Automation Conf., pp. 40-45, June 1990.
-
(1990)
Proc. 27th Design Automation Conf.
, pp. 40-45
-
-
Brace, K.1
Rudell, R.2
Bryant, R.3
|