Series-parallel functions and fpga logic module design

ACM Transactions on Design Automation of Electronic Systems

Volumn 1, Issue 1, 1996, Pages 102-122

  Thakur, Shashidhar ^b   Wong, D F ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b University of Texas at Austin   (United States)

Author keywords

Field programmable gate arrays; Series parallel technology mapping; Tree based technology mapping algorithm; Universal logic modules 7

Indexed keywords

EID: 4243111024     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/225871.225891     Document Type: Article

References (19)

1. ACM 1995. Proceedings of the International Symposium on Field-Programmable Gate Arrays. ACM, New York.
2. ACTEL CORP. 1994. FPGA Data Book and Design Guide.
3. ALTERA CORP. 1993. Data Book
4. AT&T 1993. Optimized Reconfigurable Cell Array (ORCA) Series Field Programmable Gate Arrays.
5. CONG J. AND DlNG, Y. 1994. An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. CAD/ICAS 13, 1 (Jan.), 1-12.
6. CORMEN, T. H., LEISERSON, C. E., AND RIVEST, R. 1990. Introduction to Algorithms. McGravv Hill, New York.
7. DETJENS, E., GANNOT, G., RUDELL, R., SANGIOVANNI-VINCENTELLI, A., AND WANG, A. 1987. Technology mapping in MIS. In Proceedings oflCCAD, IEEE, 116-119.
8. KARPLUS, K. 1991a. Amap: A technology mapper for selector-based field-programmable gate arrays. In Proceedings ofDAC, ACM, 244-247.
9. KABPLUS, K. 1991b. A technology mapper for table-lookup field-programmable gate arrays. In Proceedings ofDAC, ACM, 240-243.
10. KNUTH, D. E. 1973. Fundamental Algorithms, 2nd ed. Addison-Wesley, Reading, MA.
11. LIN, C., MAREK-SADOWSKA, M., AND GATLIN, D. 1994. Universal logic gate for FPGA design. In Proceedings oflCCAD, IEEE, 164-168.
12. MURGAI, R., BRAYTON, R. K, AND SANGIOVANNI-VINCENTELLI, A. L. 1992. An improved synthesis algorithm for multiplexer-based PGAs. In Proceedings ofDAC, ACM, 380-386.
13. MURGAI, R., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. L. 1991. Improved logic synthesis algorithms for table lookup up architectures. In Proceedings of ICCAD, IEEE, 564-567.
14. PATT, Y. N. 1973. Optimal and near-optimal universal logic modules with interconnected external terminals. IEEE Trans. Comput. C-22, 10 (Oct.), 903-907.
15. PREPARATA, F. P. 1971. On the design of universal Boolean functions. IEEE Trans. Comput. C-20, 4 (April), 418-423.
16. PREPARATA, F. P. AND MULLER, D. E. 1970. Generation of near-optimal universal Boolean functions. JCCS 4 (April), 93-102.
17. RUDELL, R. L. 1989. Logic synthesis for VLSI design. U.C. Berkeley, Ph.D. thesis, April.
18. THAKUR, S. AND WONG, D. F. 1995. On designing ULM-based FPGA logic modules. In Proceedings of the International Symposium on FPGAs, ACM, New York, 3-9.
19. XILINX CORP. 1994. The Programmable Logic Data Book.