-
1
-
-
0015397014
-
An automatic test generation system for illiac IV logic boards
-
Agrawal, V.D. and Agrawal, P., "An Automatic Test Generation System for Illiac IV Logic Boards," IEEE Trans, on Computers, Vol. C-21, no. 9, 1972, pp. 1015-1017.
-
(1972)
IEEE Trans, on Computers
, vol.C-21
, Issue.9
, pp. 1015-1017
-
-
Agrawal, V.D.1
Agrawal, P.2
-
2
-
-
0020087448
-
Fault coverage requirement i production testing of LSI circuits
-
February
-
Agrawal, V.D., Seth, S.C., and Agrawal P., "Fault coverage requirement i production testing of LSI circuits," IEEE Journal of Solid State Circuits, Vol. SC-17, no. 1, February 1982, pp. 57-61.
-
(1982)
IEEE Journal of Solid State Circuits
, vol.SC-17
, Issue.1
, pp. 57-61
-
-
Agrawal, V.D.1
Seth, S.C.2
Agrawal, P.3
-
3
-
-
0002609165
-
A neutral netlist of 10 combination benchmark circuits and a target translator in FORTRAN
-
Brglez, F. and Fujiwara, "A Neutral Netlist of 10 Combination Benchmark Circuits and a Target Translator in FORTRAN," Proc. Int. Symp. Circuits Syst., 1985.
-
(1985)
Proc. Int. Symp. Circuits Syst.
-
-
Brglez, F.1
Fujiwara2
-
4
-
-
0033336286
-
Modeling the probability of defect excitation for a commercial IC with implications for stuck-at fault-based ATPG strategies
-
Dworak, J., Grimaila, M.R., Lee, S., Wang, L.C., and Mercer, M.R., "Modeling the probability of defect excitation for a commercial IC with implications for stuck-at fault-based ATPG strategies," Proc. International Test Conference 1999, pp. 1031-1037.
-
(1999)
Proc. International Test Conference
, pp. 1031-1037
-
-
Dworak, J.1
Grimaila, M.R.2
Lee, S.3
Wang, L.C.4
Mercer, M.R.5
-
5
-
-
0034476103
-
Enhanced DO-RE-ME based defect level prediction using defect site aggregation - MPG-D
-
Dworak, J., Grimaila, M.R., Lee, S., Wang, L.C., and Mercer, M.R., "Enhanced DO-RE-ME Based Defect Level Prediction Using Defect Site Aggregation - MPG-D," Proc. International Test Conference 2000.
-
(2000)
Proc. International Test Conference
-
-
Dworak, J.1
Grimaila, M.R.2
Lee, S.3
Wang, L.C.4
Mercer, M.R.5
-
6
-
-
0001812235
-
Test routines based upon symbolic logic statements
-
Eldred, R.D., "Test routines based upon symbolic logic statements," J. Assoc. Comput. Mach., vol. 6, 1959, pp. 33-36.
-
(1959)
J. Assoc. Comput. Mach.
, vol.6
, pp. 33-36
-
-
Eldred, R.D.1
-
7
-
-
0026711598
-
Test pattern generation for realistic bridge faults in CMOS ICs
-
Ferguson, F.J., and Larrabee, T., "Test pattern generation for realistic bridge faults in CMOS ICs," Proc. Int. Test Conf, 1991, pp. 492-499.
-
(1991)
Proc. Int. Test Conf
, pp. 492-499
-
-
Ferguson, F.J.1
Larrabee, T.2
-
8
-
-
0032638329
-
REDO - Random excitation and deterministic observation - First commercial experiment
-
Grimaila, M.R., Lee, S., Dworak, J., Butler, K.M., Stewart, B., Balachandran, H., Houchins, B., Mathur, V., Park, J., Wang, L.C., Mercer, M.R., "REDO - Random Excitation and Deterministic Observation - First Commercial Experiment," Proc. VLSI Test Symposium 1999, pp. 268-274.
-
(1999)
Proc. VLSI Test Symposium
, pp. 268-274
-
-
Grimaila, M.R.1
Lee, S.2
Dworak J.butler, K.M.3
Stewart, B.4
Balachandran, H.5
Houchins, B.6
Mathur, V.7
Park, J.8
Wang, L.C.9
Mercer, M.R.10
-
9
-
-
0011864970
-
All tests for a fault are not equally valuable for defect detection
-
Kapur, R., Park, J., and Mercer, M.R., "All tests for a fault are not equally valuable for defect detection," Proc. International Test Conference 1992, pp. 762-769.
-
(1992)
Proc. International Test Conference
, pp. 762-769
-
-
Kapur, R.1
Park, J.2
Mercer, M.R.3
-
10
-
-
0003581572
-
On the generation of test patterns for combinational circuits
-
Virginia Polytechnic Institute and State University
-
Lee, H.K. and Ha, D.S., "On the generation of test patterns for combinational circuits," Technical Report No. 12, Department of Electrical Engineering, Virginia Polytechnic Institute and State University, 1993.
-
(1993)
Technical Report No. 12, Department of Electrical Engineering
-
-
Lee, H.K.1
Ha, D.S.2
-
12
-
-
0026960793
-
IDDQ testing as a component of a test suite: The need for several fault coverage metrics
-
Maxwell, P.C. and Aitken, R.C, "IDDQ Testing as a Component of a Test Suite: The Need for Several Fault Coverage Metrics," J. of Electronic Testing (JETTA), vol. 3, 1992, pp. 305-316.
-
(1992)
J. of Electronic Testing (JETTA)
, vol.3
, pp. 305-316
-
-
Maxwell, P.C.1
Aitken, R.C.2
-
13
-
-
0002650001
-
The effectiveness of IDDQ, functional, and scan tests: How many fault coverages do we need?
-
Maxwell, P.C., Aitken, R.C., Johansen, V., and Chiang, I., "The Effectiveness of IDDQ, Functional, and Scan Tests: How Many Fault Coverages Do We Need?," Proc. Int. Test Conf, 1992, pp. 168177.
-
(1992)
Proc. Int. Test Conf
, pp. 168
-
-
Maxwell, P.C.1
Aitken, R.C.2
Johansen, V.3
Chiang, I.4
-
14
-
-
0016080487
-
Bridging and stuck-at faults
-
Mei, K.C., "Bridging and stuck-at faults," IEEE Trans, on Computers, vol. C-23, no. 7, 1974, pp. 8794.
-
(1974)
IEEE Trans, on Computers
, vol.C-23
, Issue.7
, pp. 8794
-
-
Mei, K.C.1
-
15
-
-
0024122852
-
Detecting bridging faults with stuck-at test sets
-
Millman, S.D. and McCluskey, E.J., "Detecting bridging faults with stuck-at test sets," Proc. Int. Test Conf, 1988, pp. 773-783.
-
(1988)
Proc. Int. Test Conf
, pp. 773-783
-
-
Millman, S.D.1
McCluskey, E.J.2
-
16
-
-
0028733760
-
Limitations in predicting defect level based on stuck-at fault coverage
-
Park, J., Naivar, M., Kapur, R., Mercer, M.R., and Williams, T.W., "Limitations in predicting defect level based on stuck-at fault coverage," Proc. VLSI Test Symposium 1994, PP- 186-191.
-
(1994)
Proc. VLSI Test Symposium
, pp. 186-191
-
-
Park, J.1
Naivar, M.2
Kapur, R.3
Mercer, M.R.4
Williams, T.W.5
-
17
-
-
0016535251
-
The weighted random test pattern generator
-
Schnurmann, H.D., Lindbloom, E., Carpenter, R.G., "The Weighted Random Test Pattern Generator," IEEE Trans, on Computers, Vol. C-24, no. 7, 1975, pp. 695-700.
-
(1975)
IEEE Trans, on Computers
, vol.C-24
, Issue.7
, pp. 695-700
-
-
Schnurmann, H.D.1
Lindbloom, E.2
Carpenter, R.G.3
-
18
-
-
0029215035
-
On the decline of tesing efficiency as fault coverage approaches 100%
-
Wang, L-C., Mercer, M.R., Williams, T.W., and Kao, S.W., "On the Decline of Tesing Efficiency as Fault Coverage Approaches 100%," Proc. VLSI Test Symposium 1995, pp. 74-83.
-
(1995)
Proc. VLSI Test Symposium
, pp. 74-83
-
-
Wang, L.-C.1
Mercer, M.R.2
Williams, T.W.3
Kao, S.W.4
-
19
-
-
0019659681
-
Defect level as a function of fault coverage
-
Williams, T.W. and Brown, N.C. "Defect level as a function of fault coverage," IEEE Trans, on Computers, Vol. C-30, no. 12, 1981, pp. 987-988.
-
(1981)
IEEE Trans, on Computers
, vol.C-30
, Issue.12
, pp. 987-988
-
-
Williams, T.W.1
Brown, N.C.2
|