An 800-MHz Quadrature Digital Synthesizer with ECL-Compatible Output Drivers in 0.8 µm CMOS

IEEE Journal of Solid-State Circuits

Volumn 30, Issue 12, 1995, Pages 1463-1473

  Roth, Edward W ^b   Yee, Gordon E ^b   Samueli, Henry ^b  

^a BROADCOM CORPORATION   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTROMAGNETIC COMPATIBILITY; EMITTER COUPLED LOGIC CIRCUITS; FREQUENCY MODULATION; INTEGRATED CIRCUIT LAYOUT; PHASE MODULATION; ROM; TABLE LOOKUP; WAVEFORM ANALYSIS;

FREQUENCY RESOLUTION; HIGH GAIN AMPLIFIERS; OUTPUT DRIVERS; PHASE ACCUMULATOR OUTPUT; QUADRATURE DIGITAL SYNTHESIZERS; SINE AND COSINE WAVEFORMS; SPECTRAL PURITY; SWITCHING SPEED; TUNING LATENCY;

FREQUENCY SYNTHESIZERS;

EID: 0029540965     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.482194     Document Type: Article

References (10)

1. V. Manassewitch, Frequency Synthesizers, Theory and Design, 2nd ed. New York: Wiley, 1989.
2. P. H. Saul and D. G. Taylor, “A high speed direct frequency synthesizer,” IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 215–219, Feb. 1990.
3. V. Andrews, C. T. M. Chang, J. D. Cayo, S. Sabin, W. A, White, and M. P. Harris, “A monolithic digital chirp synthesizer chip with I and Q channels,” IEEE J. Solid-State Circuits, vol. 27, pp. 1321–1326, Oct. 1992.
4. M. Thompson, “Low latency, high-speed numerically controlled oscillator using progression-of-states technique,” IEEE J. Solid-State Circuits, vol. 27, pp. 113–117, Jan. 1992.
5. R. Hassun and A. W. Kovalick, “Waveform synthesis using multiplexed parallel synthesizers,” U.S. Patent no. 4, 454, 486, Hewlett Packard, June 12, 1984.
6. L. K. Tan and H. Samueli, “A 200-MHz quadrature frequency synthesizer/mixer in 0.8 µm CMOS,” IEEE J. Solid-State Circuits, vol. 30, pp. 193–200, Mar. 1995.
7. H. T. Nicholas (III) and H. Samueli, “An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation,” in Proc. 41st Annual Frequency Control Symp. USERACOM, Ft. Monmouth, NJ, May 1987, pp. 495–502.
8. J. Yuan and C. Svensson, “High-speed CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 62–70, Feb. 1989.
9. B. A. Chappell, T. I. Chappell, S. E. Schuster, H. M. Segmuller, J. W. Allan, R. L. Franch, and P. J. Restle, “Fast CMOS ECL receivers with 100-mV worst case sensitivity,” IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 59–67, Feb. 1988.
10. S. R. Meier, E. De Man, T. G. Noll, U. Loibl, and H. Klar, “A 2-µm CMOS digital adaptive equalizer chip for QAM digital radio modems,” IEEE J. Solid-State Circuits, vol. 23, no. 5, pp. 1212–1217, Oct. 1988.