Precharged-capacitor-assisted sensing (PCAS) scheme with novel level controllers for low-power DRAM's

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 8, 2000, Pages 1179-1185

  Kono, Takashi ^a   Hamamoto, Takeshi ^a   Mitsui, Katsuyoshi ^a   Konishi, Yasuhiro ^a   Yoshihara, Tsutomu ^a   Ozaki, Hideyuki ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITANCE; CAPACITORS; CHARGE TRANSFER; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC WAVEFORMS; LEAKAGE CURRENTS; MOS DEVICES; POWER CONVERTERS; SUBSTRATES;

BOOSTED SENSE GROUND; CHARGE TRANSFER AMPLIFIER; CURRENT MIRROR DISCHARGER; PRECHARGED CAPACITOR ASSISTED SENSING; VOLTAGE DOWNCONVERTER;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 0034251062     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.859507     Document Type: Article

References (9)

1. T. Sakata, M. Horiguchi, T. Sekiguchi, S. Ueda, H. Tanaka, E. Yamasaki, Y. Nakagome, M. Aoki, T. Kaga, M. Ohkura, R. Nagai, F. Murai, T. Tanaka, S. Iijima, N. Yokoyama, Y. Gotoh, K. Shoji, T. Kisu, H. Yamashita, T. Nishida, and E. Takeda, "An experimental 220 MHz 1-Gb DRAM with a distributed-column-control architecture," IEEE J. Solid-State Circuits, vol. 30, pp. 1165-1172, Nov. 1995.
2. Y. Nitta, N. Sakashita, K. Shimomura, F. Okuda, H. Shimano, S. Yamakawa, A. Furukawa, K. Kise, H. Watanabe, Y. Toyoda, T. Fukada, M. Hasegawa, M. Tsukude, K. Arimoto, S. Baba, Y. Tomita, S. Komori, K. Kyuma, and H. Abe, "A 1.6 GB/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 376-377.
3. S. Eto, M. Matsumiya, M. Takita, Y. Ishii, T. Nakamura, K. Kawabata, H. Kano, A. Kitamoto, T. Ikeda, T. Koga, M. Higashiho, Y. Serizawa, K. Itabashi, O. Tsuboi, Y. Yokoyama, and M. Taguchi, "A 1-Gb SDRAM with ground-level precharged bitline and nonboosted 2.1-V word line," IEEE J. Solid-State Circuits, vol. 33, pp. 1697-1702, Nov. 1998.
4. T. Okuda and T. Murotani, "A four-level storage 4-Gb DRAM," IEEE J. Solid-State Circuits, vol. 32, pp. 1743-1747, Nov. 1997.
5. M. Asakura, T. Ooishi, M. Tsukude, S. Tomishima, T. Eimori, H. Hidaka, Y. Ohno, K. Arimoto, K. Fujishima, T. Nishimura, and T. Yoshihara, "An experimental 256-Mb DRAM with boosted sense-ground scheme," IEEE J. Solid-State Circuits, vol. 29, pp. 1303-1309, Nov. 1994.
6. M. Tsukude, M. Hirose, S. Tomishima, T. Tsuruda, T. Yamagata, K. Arimoto, and K. Fujishima, "Automatic voltage-swing reduction (AVR) scheme for ultra low power DRAMs," in Symp. VLSI Circuits Dig. Tech. Papers, June 1994, pp. 87-88.
7. H. Ikeda and H. Inukai, "High-speed DRAM architecture development," IEEE J. Solid-State Circuits, vol. 34, pp. 685-692, May 1999.
8. T. Kono, T. Hamamoto, K. Mitsui, and Y. Konishi, "A precharged-capacitor-assissted sensing (PCAS) scheme with novel level controller low power DRAMs," in Symp. VLSI Circuits Dig. Tech. Papers, June 1999, pp. 123-124.
9. M. Nakamura, T. Takahashi, T. Akiba, G. Kitsukawa, M. Morino, T. Sekiguchi, I. Asano, K. Komatsuzaki, Y. Tadaki, S. Cho, K. Kajigaya, T. Tachibana, and K. Sato, "A 29-ns 64-Mb DRAM with hierarchical array architecture," IEEE J. Solid-State Circuits, vol. 31, pp. 1302-1307, Sept. 1996.