Automatic vector generation using constraints and biasing

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 16, Issue 1-2, 2000, Pages 107-120

  Yuan, Jun ^a   Shultz, Kurt ^a   Pixley, Carl ^a,d,e   Miller, Hillel ^b   Aziz, Adnan ^c  

^a MOTOROLA INC   (United States)

^b Industrial Zone Herzelia   (Israel)

^c The University of Texas at Austin   (United States)

^d BINGHAMTON UNIVERSITY   (United States)

^e UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; CONSTRAINT THEORY; DECISION THEORY; DESIGN FOR TESTABILITY; FUNCTION EVALUATION; PROBABILITY; VECTORS;

AUTOMATIC BIT VECTOR GENERATION; BINARY DECISION DIAGRAMS; SOFTWARE PACKAGE SIMGEN;

DIGITAL INTEGRATED CIRCUITS;

EID: 0034140360     PISSN: 09238174     EISSN: None     Source Type: Journal    
DOI: 10.1023/a:1008301108750     Document Type: Article

References (22)

1. C. Pixley, N.R. Strader, W.C. Bruce, J. Park, M. Kaufmann, K. Shultz, M. Burns, J. Kumar, J. Yuan, and J. Nguyen, "Commercial Design Verification: Methodology and Tools," Proc. Intl. Test Conf., 1997.
2. A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd, "RTPG-A Dynamic Biased Pseudo-Random Test Program Generator for Processor Verification," IBM Technical Report 88.290, July 1990.
3. J. Monaco, D. Holloway, and R. Raina, "Functional Verification Methodology for the PowerPC 604 Microprocessor," Proc. of the Design Automation Conf., 1996.
4. F. Casaubieilh, A. McIsaac, M. Benjamin, M. Bartley, F. Pogodalla, F. Rocheteau, M. Belhadj, J. Eggleton, G. Mas, F. Barrett, and C. Berthet, "Functional Verification Methodology of Chameleon Processor," Proc. of the Design Automation Conf., 1996, pp. 421-426.
5. S. Taylor, M. Quinn, D. Brown, N. Dohm, S. Hildebrandt, J. Huggins, and C. Farney, "Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor," Proc. of the Design Automation Conf., 1998, pp. 638-643.
6. A. Evans, A. Silburt, G. Vrckovnik, T. Brown, M. Dufresne, G. Hall, T. Ho, and Y. Liu, "Functional Verification of Large ASICs.," Proc. of the Design Automation Conf., 1998, pp. 650-655.
7. CADENCE. Verilog-XL User Reference.
8. C. Pixley, "Integrating Model Checking Into the Semiconductor Design Flow," Computer Design's Electronic Systems Journal, pp. 67-74, March 1999.
9. M. Kaufmann, A. Martin, and C. Pixley, "Design Constraints in Symbolic Model Checking," Proc. of the Computer Aided Verification Conf., 1998.
10. R. Bryant, "Graph-based Algorithms for Boolean Function Manipulation," IEEE Transactions on Computers, Vol. C-35, pp. 677-691, Aug. 1986.
11. 20 States and Beyond," Information and Computation, Vol. 98, No. 2, pp. 142-170, 1992.
12. K.L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, 1993.
13. J. Freeman, R. Duerden, C. Taylor, and M. Miller, "The 68060 Microprocessor Functional Design and Verification Methodology," On-Chip Systems Design Conference, 1995, pp. 10.1-10.14.
14. A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd, "Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-random Test Program Generator," IBM Systems Journal, Vol. 30, No. 4, pp. 527-538, July 1991.
15. A.K. Chandra and VS. Iyengar, "Constraint Solving for Test Case Generation - A Technique for High Level Design Verification," Proc. Intl. Conf. on Computer Design, 1992, pp. 245-248.
16. A. Chandra, V. Iyengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal, "AVPGEN - A Test Case Generator for Architecture Verification," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 3, No. 2, pp. 188-200, June 1995.
17. R.I. Bahar, E.A. Frohm, C.M. Gaona, G.D. Hachtel, E. Macii, A. Pardo, and F. Somenzi, "Algebraic Decision Diagrams and their Applications," Proc. Intl. Conf. on Computer-Aided Design, 1993, pp. 188-192.
18. G.D. Hachtel, E. Machii, A. Pardo, and F. Somenzi, "Symbolic Algorithms to Calculate Steady-State Probabilities of a Finit State Machine," The European Design and Test Conference, 1994, pp. 214-218.
19. M. Blum, A.K. Chandra, and M.N. Wegman, "Equivalence of Free Boolean Graphs Can Be Decided Probabilistically in Polynomial Time," Information Processing Letters, Vol. 10, No. 2, pp. 80-82, 1980.
20. R. Krieger, B. Becker, and R. Sinkovic, "A BDD-based Algorithm for Computation of Exact Fault Detection Probabilities," International Symposium on Fault-Tolerant Computing, 1993, pp. 186-195.
21. K. Brace, R. Rudell, and R. Bryant, "Efficient Implementation of a BDD Package," Proc. of the Design Automation Conf., June 1990, pp. 40-45.
22. F. Somenzi, I. Bahar, H. Cho, E. Frohm, C. Gaona, C. Hua, J.Y. Jang, S.W. Jeong, B. Kumthekar, E. Macii, B. Manne, I.H. Moon, C. Musfeldt, S. Panda, A. Pardo, B. Plessier, K. Ravi, H. Shin, A. Shuler, and J. Sivesind, "CUDD: CU Decision Diagram Package," ftp://vlsi.colorado.edu/pub/