Generalizing timing predictions to set-associative caches

Proceedings - Euromicro Conference on Real-Time Systems

Volumn , Issue , 1997, Pages 64-71

  Mueller, F ^a  

^a HUMBOLDT UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE CONFIGURATIONS; CONTEMPORARY ARCHITECTURES; HARD REAL-TIME SYSTEMS; OPERATIONAL CHARACTERISTICS; SCHEDULABILITY ANALYSIS; SET-ASSOCIATIVE CACHES; STATIC CACHE ANALYSIS; WORST-CASE EXECUTION TIME;

FORECASTING; INTERACTIVE COMPUTER SYSTEMS; REAL TIME SYSTEMS;

CACHE MEMORY;

EID: 84884641618     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMWRTS.1997.613765     Document Type: Conference Paper

References (14)

1. A. V. Aho, R. Sethi, and J. D. Ullman. Compilers - Principles, Techniques, and Tools. Addison-Wesley, 1956.
2. M. Alt, C. Ferdinand, F. Martin, and R. Wilhelm. Cache behavior prediction by abstract interpretation. In Static Analysis Symposium, September 1996.
3. R. Arnold, F. Mueller, D. B. Whalley, and M. Harmon. Bounding worst-case instruction cache performance. In IEEE Red-Time Systems Symposium, pages 172-181, December 1994.
4. UC Berkeley CS. CPU info center. http://infopad.eecs.berkeley.edu/CIC/ summary/-local. March 1997.
5. M. Harmon, T. P. Baker. and D. B. Whalley. A retargetable technique for predicting execution time. In IEEE Red-Time Systems Symposium, pages 68-77, December 1992.
6. C. A. Healy, D. B. Whalley, and M. G. Harmon. Integrating the timing analysis of pipelining and caching. In IEEE Real-Time Systems Symposium, pages 288-297, December 1995.
7. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2nd edition, 1996.
8. Y.-T. S. Li, S. Malik, and A. Wolfe. Cache modeling for real-time software: Beyond direct mapped instruction caches. In IEEE Real-Time Systems Symposium, December 1996.
9. S.-S. Lim, Y. H. Bea, G. T. Jang, B.-D. Rhee, S. L. Min, Y. C. Park, H. Shin, and C. S. Kim. An accurate worst case timing analysis for RISC processors. In IEEE Real-Time Systems Symposium, pages 97-108, December 1994.
10. C.L. Liu and James W. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. Journal of the Association for Computing Machinery, 20(1):46-61, January 1973.
11. F. Mueller. Static Cache Simulation and its Applications. PhD thesis. Dept. of CS, Florida State University, July 1994.
12. C. Y. Park. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Systems, 5(1):31-61, March 1993.
13. P. Puschner. Zeitanalyse von Echtzeitprogrammen. PhD thesis, Dept. of CS, Technical University Vienna, December 1993.
14. N. Zhang, A. Burns, and M. Nicholson. Pipelined processors and worst case execution times. Real-Time Systems, 5(4):319-343, October 1993.