Low-power architectures for compressed domain video coding co-processor

IEEE Transactions on Multimedia

Volumn 2, Issue 2, 2000, Pages 111-128

  Chen, Jie ^a   Ray Liu, K J ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; COSINE TRANSFORMS; COST EFFECTIVENESS; ELECTRIC POWER SUPPLIES TO APPARATUS; IMAGE COMPRESSION; MAXIMUM LIKELIHOOD ESTIMATION; VLSI CIRCUITS;

COMPRESSED DOMAIN VIDEO CODING; LOW POWER ARCHITECTURE; MOTION ESTIMATION;

IMAGE CODING;

EID: 0033722127     PISSN: 15209210     EISSN: None     Source Type: Journal    
DOI: 10.1109/6046.845015     Document Type: Article

References (30)

1. K. Hasegawa and K. Ohara et al, "Low-power video encoder/decoder chip set for digital VCR's," IEEE J. Solid-State Circuits, vol. 31, pp. 1780-1788, Nov. 1996.
2. T. Xanthopoulos and A. P. Chandrakasan, "A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity," IEEE J. Solid-State Circuits, vol. 34, pp. 693-703, May 1999.
3. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
4. T. Xanthopoulos, Y. Yaoi, and A. Chandrakasan, "Architectural exploration using Verilog-based power estimation: A case study of the IDCT," in Proc. 1997. Design Automation Conf. 34th DAC, vol. 2, 1997, pp. 415-420.
5. A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design. Norwell, MA: Kluwer, 1995.
6. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression-A survey," Proc. IEEE, vol. 83, pp. 220-245, Feb. 1995.
7. K. K. Chan and C.-Y Tsui, "Exploring the power consumption of different motion estimation architectures for video compression," in Proc. 1997 IEEE Int. Symp. Circuits and Systems, My 1997, pp. 1217-1220.
8. A. Kojima, N. Sakurai, and J. Kishigami, "Motion detection using 3D-FFT spectrum," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing, Apr. 1993, pp. V213-V216.
9. B. Porat and B. Friedlander, "A frequency domain algorithm for multiframe detection and estimation of dim targets," IEEE Trans. Pattern Anal. Machine Intell., vol. 12, pp. 398-4401, Apr. 1990.
10. U. V. Koc andK. J. R. Liu, "Dct-based motion estimation," IEEE Trans. Image Processing, vol. 7, pp. 948-965, July 1998.
11. "Interpolation-free subpixel motion estimation techniques in dct domain," IEEE Trans. Circuits Syst. Video TechnoL.vol. 8, pp. 460-4487, Aug. 1998.
12. J. Chen and K. J. R. Liu, "Efficient architecture and design for an embedded video coding engine," , submitted for publication.
13. Y H. Hu, "CORDIC-based VLSI architectures for digital signal processing," IEEE Signal Processing Mag., pp. 16-35, July 1992.
14. J. Chen and K. J. R. Liu, "A complete pipelined parallel CORDIC architecture for motion estimation," IEEE Trans. Circuits Syst. II, vol. 45, pp. 653-660, May 1998.
15. "A fully pipelined parallel CORDIC architecture for half-pel motion estimation," in Proc. IEEE Int. Conf. Image Processing, vol. 2, Santa Barbara, CA, Oct. 1997, pp. 574-577.
16. P. P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood Cliffs, NJ: Prentice-Hall, 1993.
17. A.-Y. Wu, K. J. R. Liu, Z. Zhang, K. Nakajima, and A. Raghupathy, "Low-power design methodology for DSP systems using multirate approach," in Proc. IEEE Int. Symp. Circuits and Systems, Atlanta, GA, May 1996, pp. IV.292-295.
18. Z. Wang, "Fast algorithms for the discrete W transform and for the discrete Fourier transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, pp. 803-816, Aug. 1984.
19. B. Girod, "Why B-pictures work: A theory of multi-hypothesis motion-compensated prediction," in Proc. 1998 IEEE Int. Conf. Image Processing, Oct. 1998, pp. 213-217.
20. S.-L. lu, "Comparison of motion compensation using different degrees of sub-pixel accuracy for interfield/interframe hybrid coding of HDTV image sequences," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing, vol. 3, 1992, pp. 465-4168.
21. K. J. R. Liu and C. T. Chiu, "Unified parallel lattice structures for timerecursive discrete cosine/sine/Hartley transforms," IEEE Trans. Signal Processing, vol. 30, pp. 1357-1377, Mar. 1993.
22. C. T. Chiu and K. J. R. Liu, "Real-time parallel and fully pipelined two-dimensional DCT lattice structures with applications to HDTV systems," IEEE Trans. Circuits Syst. Video Technol, vol. 2, pp. 25-37, Mar. 1992.
23. A. V. Oppenheim and R. W. Schafer, Discret-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1989.
24. R. Dianysian and R. L. Baker, "Bit-serial architecture for real-time motion compensation," Proc. SPIE Visual Commun, and Image Proc., vol. 1001, no. 2, pp. 900-907, Oct. 1988.
25. K.-M. Yang, M.-T. Sun, and L. Wu, "A family of VLSI designs for the motion compensation block-matching algorithms," IEEE Trans. Circuits. Syst. II, vol. 36, pp. 1317-1325, Oct. 1989.
26. O. Colavin, A. Artieri, J. F Naviner, and R. Pacalet, "A dedicated circuit for real-time motion estimation," presented at the EuroASIC, Feb. 1991.
27. P. Ruetz, P. Tong, D. Bailey, D. Luthi, and P. Ang, "A high-performance full-motion video compression chip set," IEEE Trans. Circuits Syst. Video Technol., vol. 2, June 1992.
28. S. Uramotoe/aJ., "A half-pel precision motion estimation processor for ntsc-resolution video," IEICE Trans. Electron., vol. E-77, no. 12, pp. 1930-1936, Dec. 1994.
29. Y Tokuno et al, "A motion video compression LSI with distributed arithmetic architecture," presented at the IEEE Custom Integ. Circ. Conf., June 1993.
30. R. Hervigo, J. Kowalczuk, and D. Mlynek, "A multiprocessor architecture for HDTV motion estimation system," IEEE Trans. Consumer Electron., vol. 38, pp. 690-697, Aug. 1992.