Parameter optimization of single flux quantum digital circuits based on monte carlo yield analysis

IEICE Transactions on Electronics

Volumn E83-C, Issue 1, 2000, Pages 75-80

  Yoshikawa, Nobuyuki ^a   Yoneyama, Kaoru ^a  

^a YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

Center of gravity method; Circuit optimization; Circuit yield; Monte carlo yield analysis; Rsfq logic circuits; Single flux quantum; Superconducting circuits

Indexed keywords

ALGORITHMS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK PARAMETERS; FLIP FLOP CIRCUITS; LOGIC CIRCUITS; MONTE CARLO METHODS; OPTIMIZATION; VECTORS;

CENTER-OF-GRAVITY METHODS; MONTE CARLO YIELD ANALYSIS; RAPID SINGLE FLUX QUANTUM (RSFQ) DIGITAL CIRCUITS;

QUANTUM ELECTRONICS;

EID: 0033640648     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (12)

1. K. K. Likharev and V. K. Semenov, RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertzclock frequency digital systems, IEEE Trans. Appl. Superconductivity, vol. 1, pp. I-28, March 1991.
2. J. C. Lin, V. K. Semenov, and K. K. Likharev, Design of SFQcounting analog-to-digital converter, IEEE Trans. Appl. Superconductivity, vol. 5, pp. 2252-2259, March 1995.
3. O. A. Mukhanov, RSFQ 1024-bit shift register for acquisition memory, IEEE Trans. Appl. Superconductivity, vol. 3, pp. 3102-3113, Dec. 1993.
4. C. A. Hamilton and K. C. Gilbert, Margins and yields in single flux quantum logic, IEEE Trans. Appl. Superconductivity, vol. 1, pp. 157-163, Dec. 1991.
5. S. V. Plolonsky, V. K. Semenov, and A. F. Kirichenko, Single flux quantum B flip-flop and its possible applications, IEEE Trans. Appl. Superconductivity, vol. 4, pp. 9-18, March 1994.
6. Q. P. Herr and M. J. Feldman, Multiparameter optimization of - RSFQ circuits using the method of inscribed Hyperspheres, IEEE Trans. Appl. Superconductivity, vol. 5, pp. 3337-3340, June 1995.
7. T. Harnisch, J. Kunert, H. Toepfer, and H. F. Uhlmann, Design centering methods for yield optimization of cryoelectronic circuits, IEEE Trans. Appl. Superconductivity, vol. 7, pp. 3434-3437, Dec. 1997.
8. MJeffry, W. Perold, W. Wang, and T. Van Duzer, Monte Carlo optimization of superconducting complementary output switch-ing logic circuits, IEEE Trans. Appl. Superconductivity, vol. 8, pp. 104-119, Sept. 1998.
9. M. WJohnson, Q. P. Herr, and J. W. Spargo, Monte-Carlo yield analysis, IEEE Trans. Appl. Superconductivity, vol. 9, pp. 3322-3325, June 1999.
10. E. S. Fang and T. Van Duzer, A Josephson integrated circuit simulator (JSIM) for superconductive electronics application, Extended Abstracts of 2nd International Superconductive Electronics Conference, pp. 407-410, Tokyo, Japan, 1989.
11. HYPRES Inc. 175 Clearbrook Road, Elmsford NY 10523, USA: Design rules are available via the HYPRES home page at http:/ Avww. hypres. com.
12. N. Yoshikawa, Z. J. Deng, S. R. Whiteley, and T. Van Duzer, Simulation and 18 Gb/s testing of a data-driven self-timed RSFQ demultiplexer, IEEE Trans. Appl. Superconductivity, vol. 9, pp. 4349-4352, June 1999.