Instruction encoding techniques for area minimization of instruction ROM

Proceedings of the International Symposium on System Synthesis

Volumn Part F129250, Issue , 1998, Pages 125-130

  Okuma, T ^a   Tomiyama, H ^a   Inoue, A ^a   Fajar, E ^a   Yasuura, H ^a  

^a KYUSHU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SOFTWARE; ENCODING (SYMBOLS); SYSTEMS ANALYSIS;

AREA MINIMIZATION; CHIP AREAS; INSTRUCTION ENCODING; INSTRUCTION MEMORY;

SIGNAL ENCODING;

EID: 84893679554     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/isss.1998.730612     Document Type: Conference Paper

References (8)

1. A. Grasselli. "The design of program-modifiable microprogrammed control units". IRE Trans, on EC, EC-11:336- 339, 1962.
2. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 2nd edition, 1996.
3. N. Ishiura and M. Yamaguchi. "Instruction Code Compression for Application Specific VLIW Processors Based on Automatic Field Partitioning". In Proc. of Synthesis and System Integration of Mixed Technologies (SASIMI'97), pages 105- 109, 1997.
4. S. Y. Liao, S. Devadas, and K. Keutzer. "Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques". In Proc. of ARVLSI, 1995.
5. R. F. Rosin, G. Frieder, and R. H. E. Jr. "An Environment for Research in Microprogramming and Emulation". Comm. ACM, 15(8):748-760, 1972.
6. R. M. Stallman. Using and Porting GNU CCfor version 2.7.2. Free Software Foundation, Inc., 1995.
7. H. Yasuura, H. Tomiyama, A. Inoue, and F. N. Eko. "Embedded System Design Using Soft-Core Processor and Valen- C". to appear in IIS Journal of Information Science and Engineering, 14(3), September 1998.
8. Y. Yoshida, B. Y. Song, H. Okuhata, T. Onoye, and I. Shirakawa. "Low-Power Consumption Architecture for Embedded Processor". In Proc. 2nd International Conference on ASIC, pages 77-80, Oct. 1996.