-
1
-
-
0016116644
-
Design of ion-implanted MOSFET's with very small physical dimensions
-
Dennard R. H., Gaensslen F. H., Yu H. N., Rideout V. L., Bassous E., LeBlanc A. R. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J. Solid-State Circuits. SC-9:1974;256-268.
-
(1974)
IEEE J. Solid-State Circuits
, vol.9
, pp. 256-268
-
-
Dennard, R.H.1
Gaensslen, F.H.2
Yu, H.N.3
Rideout, V.L.4
Bassous, E.5
Leblanc, A.R.6
-
2
-
-
84941448723
-
Design and experimental technology for 0.1 μ m gate length low temperature operation FET's
-
Sai-Halasz et al. G. A. Design and experimental technology for 0.1 μ m gate length low temperature operation FET's. IEEE Electron Device Lett. EDL-8:1987;463-466.
-
(1987)
IEEE Electron Device Lett.
, vol.8
, pp. 463-466
-
-
Sai-Halasz et al., G.A.1
-
3
-
-
0026994246
-
3 V operating of 70 nm gate length MOSFET with new double punchthrough stopper structure
-
Hishimoto T., Sudoh Y., Kurino H., Narai A., Yokoyama S., Horiike Y., Koyanagi M. 3 V operating of 70 nm gate length MOSFET with new double punchthrough stopper structure. Extended Abstracts of the 1992 International Conference on Solid State Devices and Materials, 1992, Tokyo, Japan,xxviii + 772 , 1992;490-492.
-
(1992)
Extended Abstracts of the 1992 International Conference on Solid State Devices and Materials, 1992, Tokyo, Japan,xxviii + 772
, pp. 490-492
-
-
Hishimoto, T.1
Sudoh, Y.2
Kurino, H.3
Narai, A.4
Yokoyama, S.5
Horiike, Y.6
Koyanagi, M.7
-
4
-
-
0029391690
-
A 40 nm gate length n -MOSFET
-
Ono M., Saito M., Yoshitomi T., Fiegna C., Ohguro T., Iwai H. A 40 nm gate length n -MOSFET. IEEE Trans. Electron Devices. 42:1995;1822-1830.
-
(1995)
IEEE Trans. Electron Devices
, vol.42
, pp. 1822-1830
-
-
Ono, M.1
Saito, M.2
Yoshitomi, T.3
Fiegna, C.4
Ohguro, T.5
Iwai, H.6
-
5
-
-
0032026488
-
Transistor operation of 30 nm gate length EJ-MOSFETs
-
Kawaura H., Sakamoto T., Baba T., Ochiai Y., Fujita J., Matsui S., Sone J. Transistor operation of 30 nm gate length EJ-MOSFETs. IEEE Electron Device Lett. 19:1998;74-76.
-
(1998)
IEEE Electron Device Lett.
, vol.19
, pp. 74-76
-
-
Kawaura, H.1
Sakamoto, T.2
Baba, T.3
Ochiai, Y.4
Fujita, J.5
Matsui, S.6
Sone, J.7
-
6
-
-
0001149172
-
Proposal of pseudo source and drain MOSFETs for evaluating 10-nm gate MOSFETs
-
Kawaura H., Sakamoto T., Baba T., Ochiai Y., Fujita J., Matsui S., Sone J. Proposal of pseudo source and drain MOSFETs for evaluating 10-nm gate MOSFETs. Jpn J. Appl. Phys. 36:1997;1569.
-
(1997)
Jpn J. Appl. Phys.
, vol.36
, pp. 1569
-
-
Kawaura, H.1
Sakamoto, T.2
Baba, T.3
Ochiai, Y.4
Fujita, J.5
Matsui, S.6
Sone, J.7
-
8
-
-
0031703501
-
Effect of interface roughness on I-V relation of AlGaAs/GaAs heterojunction field effect transistor
-
Fu Y., Mu Y. M., Willander M. Effect of interface roughness on I-V relation of AlGaAs/GaAs heterojunction field effect transistor. Superlatt. Microstruct. 23:1998;417-425.
-
(1998)
Superlatt. Microstruct.
, vol.23
, pp. 417-425
-
-
Fu, Y.1
Mu, Y.M.2
Willander, M.3
-
9
-
-
0012099005
-
Ballistic electron transport through a coupled quantum wire system
-
Wang J., Wang Y. J., Guo H. Ballistic electron transport through a coupled quantum wire system. Phys. Rev. B46:1992;2420-2427.
-
(1992)
Phys. Rev.
, vol.46
, pp. 2420-2427
-
-
Wang, J.1
Wang, Y.J.2
Guo, H.3
-
10
-
-
21544475909
-
Observation of quantum wire formation at intersecting quantum wells
-
Goni A. R., Pfeiffer L. N., West K. W., Pinczuk A., Baranger H. U., Stormer H. L. Observation of quantum wire formation at intersecting quantum wells. Appl. Phys. Lett. 61:1992;1956-1958.
-
(1992)
Appl. Phys. Lett.
, vol.61
, pp. 1956-1958
-
-
Goni, A.R.1
Pfeiffer, L.N.2
West, K.W.3
Pinczuk, A.4
Baranger, H.U.5
Stormer, H.L.6
-
11
-
-
4243935992
-
-
Xu H. Phys. Rev. B50:1994;8469.
-
(1994)
Phys. Rev.
, vol.50
, pp. 8469
-
-
Xu, H.1
|