3-V, 10-100-MHz continuous-time seventh-order 0.05° equiripple linear phase filter

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 11, 1999, Pages 1676-1682

  Rao, Narendra ^a   Balan, V ^a   Contreras, R ^a  

^a DataPath Systems Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; ELECTRIC LOSSES; ELECTRIC NETWORK ANALYSIS; ELECTRIC POTENTIAL; MAXIMUM LIKELIHOOD ESTIMATION; TRANSCONDUCTANCE;

EQUIRIPPLE LINEAR FILTERS;

ELECTRIC FILTERS;

EID: 0033221802     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.799877     Document Type: Article

References (10)

1. Y. P. Tsividis, "Integrated continuous-time filter design - An overview," IEEE J. Solid-State Circuits, vol. 29, pp. 166-176, Mar. 1994.
2. G. A. De Veirman and R. Yamasaki, "A 27 MHz programmable bipolar 0.05° equiripple linear phase lowpass filter," in ISSCC Dig. Tech. Papers, Feb. 1992, pp. 64-65.
3. K. Parsi, R. Burns, A. Chaiken, M. Chambers, W. Forni, D. Harnishfeger, S. Kaylor, M. Pennell, J. Perez, N. Rao, M. Rohrbaugh, M Ross, and G. Stuhlmiller, "A PRML read/write channel IC using analog signal processing for 200 Mb/s HDD," IEEE J. Solid-State Circuits, vol. 31, pp. 1817-1830, Nov. 1996.
4. G. D. Vishakhadatta, R. Croman, M. Goldenberg, J. Hein, P. Katikaneni, D. Kuai, C. Lee, I. Tesu, R. Trujillo, L. Zhang, K. Anderson, R. Behrens, W. Bliss, L. Du, T. Dudley, G. Feyh, W. Foland, M. Kastner, Q. Li, J. Mitchem, D. Reed, S. She, M. Spurbeck, L. Sundell, H. Tran, M. Wei, and C. Zook, "An EPR4 read/write channel with digital timing recovery," IEEE J. Solid-State Circuits, vol. 33, pp. 1851-1857, Nov. 1998.
5. F. Rezzi, I. Bietti, M. Cazzaniga, and R. Castello, "A 70 mW seventh-order filter with 7-50 MHz cutoff frequency and programmable boost and group delay equalization," IEEE J. Solid-State Circuits, vol. 32, pp. 1987-1999, Dec. 1997.
6. N. Rao, V. Balan, and R. Contreras, "A 3V 10-100 MHz continuous-time seventh-order 0.05° linear-phase filter," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 44-45.
7. T. Pan, S. Lee, V. Balan, R. Gee, Y. Hsieh, P. Lai, A. Liu, L. Moser, N. Rao, R, Shenoy, S. Shih, X. Si, T. Tham, D. Xu, A. Yeung, T. Zaheri, J. Fan, C. Chan, H. Guo, J. Yang, Y. Wang, H. Thapar, M. Sugawara, and Y. Tamura, "A trellis-coded E2PRML digital read/write channel IC," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 36-37.
8. I. Mehr and D. R. Welland, "A CMOS continuous-time Gm-C filter for PRML read channel applications at 150 Mb/s and beyond," IEEE J. Solid-State Circuits, vol. 32, pp. 499-513, Apr. 1997.
9. th order, 0.05° equiripple linear phase filter," in Proc. ISCAS'99, May 1999, vol. II, pp. 664-667.
10. G. Efthivoulidis, L. Toth, and Y. P. Tsividis, "Noise in Gm-C filters," IEEE Trans. Circuits Syst. II, vol. 45, pp. 295-302, Mar. 1998.