Demonstration of a four state sensing scheme for a single pseudo-spin valve gmr bit

IEEE Transactions on Magnetics

Volumn 35, Issue 5 PART 1, 1999, Pages 2829-2831

  Zhang, Ruili ^a   Hassoun, Marwan M ^a   Black, William C ^a  

^a IOWA STATE UNIVERSITY   (United States)

Author keywords

Comparator; Four state logic; GMR; MRAM; Sense amplifier

Indexed keywords

MAGNETIZATION; MAGNETORESISTANCE; RANDOM ACCESS STORAGE; THERMAL EFFECTS;

FOUR STATE SENSING SCHEME; PSEUDO-SPIN VALVE GIANT MAGNETORESISTANCE (GMR) BIT;

MAGNETIC STORAGE;

EID: 0033184128     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/20.800994     Document Type: Article

References (8)

1. M. N. Baibich, J. M. Broto, A. Fert, F. Nguyen Van Dau, F. Pettroff, P.Etienne, G. Creuzer, A. Friederich, and J. Chazelas Giantmagneto-resistance of (001)Fe/(001)Cr magnetic superlattice," Phys. Rev. Lett., vol. 61, pp.2472, 1988.
2. A. V. Pohm, J. M. Daughton, J. Brown, and R. Beech The architecture of a high performance mass store with GMR memory cells," IEEE Trans. Magn., vol. 31, no.6, pp. 3200, November 1995.
3. M. M. Hassoun, W. C. Black, E. K. F. Lee, R. L. Geiger, and A. Hurst. "Field Programmable Logic Gates Using GMR Devices," IEEE Trans. Magn., vol. 33, no. 5, pp. 3307-3309, September 1997.
4. Z. Wang and Y. Nakamura Quaternary giant magnetoresistance random access memory," J. Appl. Phys., 79, 6639-6641, April 1996.
5. S. N.Tehrani, E. Chen, M. Durlam, and X. T. Zhu Method for detecting information stored in a MRAM cell having two magnetic layers in different thicknesses," US patent No.5,703,805, December 1997.
6. B. Das, W. C. Black, and A. V. Pohm A Universal HSPICE Macro-Model for GMR Memory Bits," submitted to IEEE Trans. Magn., December 1998.
7. B. Razavi, and B. A. Wooley Design Techniques for High-Speed, High-Resolution Comparators," IEEE Journal of Solid-State Circuits, vol.27, No.12, December 1992.
8. nd ed., ISBN 0-201-53376-6.