-
1
-
-
0028194336
-
"Comparison of ESD protection capability of SOI and BULK CMOS output buffers," in
-
M. Chan, S. S. Yuen, Z. J.-Ma, K. Y. Hui, P. K. Ko, and C. Hu, "Comparison of ESD protection capability of SOI and BULK CMOS output buffers," in Proc. Int. Rel. Phys. Symp., 1994, pp. 292-298.
-
(1994)
Proc. Int. Rel. Phys. Symp.
, pp. 292-298
-
-
Chan, M.1
Yuen, S.S.2
J-Ma, Z.3
Hui, K.Y.4
Ko, P.K.5
Hu, C.6
-
2
-
-
0029537444
-
" EOS/ESD protection circuit design for deep submicron SOI technology," in
-
S. Ramaswamy, P. Raha, E. Rosenbaum, and S. M. Kang, " EOS/ESD protection circuit design for deep submicron SOI technology," in Proc. EOS/ESD Symp., 1995, pp. 212-217.
-
(1995)
Proc. EOS/ESD Symp.
, pp. 212-217
-
-
Ramaswamy, S.1
Raha, P.2
Rosenbaum, E.3
Kang, S.M.4
-
3
-
-
0031102960
-
"Heat flow analysis for EOS/ESD protection device design in SOI technology,"
-
P. Raha, S. Ramaswamy, and E. Rosenbaum, "Heat flow analysis for EOS/ESD protection device design in SOI technology," IEEE Trans. Electron Devices, vol. 44, pp. 464-471, Mar. 1997.
-
(1997)
IEEE Trans. Electron Devices
, vol.44
, pp. 464-471
-
-
Raha, P.1
Ramaswamy, S.2
Rosenbaum, E.3
-
4
-
-
0030386832
-
"CMOS-on-SOI ESD protection networks," in
-
S. Voldman, R. Schulz, J. Howard, V. Gross, S. Wu, A. Yaspir, D. Sadana, H. Hovel, J. Walker, F. Assederaghi, B. Chen, J. Y.-C. Sun, and G. Shahidi, "CMOS-on-SOI ESD protection networks," in Proc. EOS/ESD Symp., 1996, pp. 291-301.
-
(1996)
Proc. EOS/ESD Symp.
, pp. 291-301
-
-
Voldman, S.1
Schulz, R.2
Howard, J.3
Gross, V.4
Wu, S.5
Yaspir, A.6
Sadana, D.7
Hovel, H.8
Walker, J.9
Assederaghi, F.10
Chen, B.11
Sun, J.Y.-C.12
Shahidi, G.13
-
5
-
-
0029720019
-
"ESD design for deep submicron SOI technology" in
-
C. Duvvury, A. Amerasekera, K. Joyner, S. Ramaswamy, and S. Young, "ESD design for deep submicron SOI technology" in VLSI Tech. Dig. Tech. Papers, 1996, pp. 194-195.
-
(1996)
VLSI Tech. Dig. Tech. Papers
, pp. 194-195
-
-
Duvvury, C.1
Amerasekera, A.2
Joyner, K.3
Ramaswamy, S.4
Young, S.5
-
6
-
-
0030410190
-
"An ESD protection circuit for TFSOI technology," in
-
J. C. Smith, M. Lien, and S. Veeraghavan, "An ESD protection circuit for TFSOI technology," in Proc. Int. SOI Conf., 1996, pp. 170-171.
-
(1996)
Proc. Int. SOI Conf.
, pp. 170-171
-
-
Smith, J.C.1
Lien, M.2
Veeraghavan, S.3
-
7
-
-
0031336339
-
"Protection of ESD protection levels and novel protection devices for thin film SOI technology," in
-
P. K. Raha, J. C. Smith, J. W. Miller, and E. Rosenbaum, "Protection of ESD protection levels and novel protection devices for thin film SOI technology," in Proc. EOS/ESD Symp., 1997, pp. 356-365.
-
(1997)
Proc. EOS/ESD Symp.
, pp. 356-365
-
-
Raha, P.K.1
Smith, J.C.2
Miller, J.W.3
Rosenbaum, E.4
-
8
-
-
85081191699
-
-
P. K. Raha, "Modeling, simulation and design of EOS/ESD protection devices and circuits in silicon-on-insulator technology," Ph.D. dissertation, Univ. Illinois, Urbana-Champaign, 1997.
-
(1997)
"Modeling, simulation and design of EOS/ESD protection devices and circuits in silicon-on-insulator technology," Ph.D. dissertation, Univ. Illinois, Urbana-Champaign
-
-
Raha, P.K.1
|