Unique Extraction of Substrate Parameters of Common-Source MOSFET's

IEEE Microwave and Guided Wave Letters

Volumn 9, Issue 3, 1999, Pages 108-110

  Kim, Chung Hwan ^a   Kim, Cheon Soo ^a   Yu, Hyun Kyu ^a   Nam, Kee Soo ^a  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; ELECTRIC RESISTANCE; EQUIVALENT CIRCUITS; FREQUENCIES; GATES (TRANSISTOR); MICROWAVES; SUBSTRATES;

MICROWAVE FREQUENCY; SMALL SIGNAL EQUIVALENT CIRCUIT; ZERO GATE BIAS COLD FET CONDITION;

MOSFET DEVICES;

EID: 0032672529     PISSN: 10518207     EISSN: None     Source Type: Journal    
DOI: 10.1109/75.761676     Document Type: Article

References (10)

1. N. Suematsu, “On-chip matching Si-MMIC for mobile communication terminal application,” in IEEE RFIC Dig., 1997, pp. 9-12 (invited paper)
2. C. Raynaud, J. Gautier, G. Guegan, M. Lerme, and G. Dambrine, “High-frequency performance of submicrometer channel-length silicon MOSFET's,” IEEE Electron Device Lett., vol. 12, pp. 667-669, 1991
3. D. Lovelace, J. Costa, and N. Camilleri, “Extracting small-signal model parameters of silicon MOSFET transistors,” in IEEE MTT-S Tech. Dig., 1994, pp. 865-868
4. S. Lee, H. K. Yu, C. S. Kim, J. G. Koo, and K. S. Nam, “A novel approach to extracting small-signal model parameters of silicon MOSFET's,” IEEE Microwave Guided Wave Lett., vol. 7, pp.75-77, 1997
5. J. P. Raskin, G. Dambrine, and R. Gillon, “Direct extraction of the series equivalent circuit parameters for the small-signal model of SOI MOSFET's,” IEEE Microwave Guided Wave Lett., vol. 7, pp. 408-410, 1997
6. W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal, and J. P. Mattia, “ modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model,” in IEDM Tech. Dig., 1997, pp. 173-176
7. G. D. Dambrine, A. Cappy, F. Helidore, and E. Playez, “A new method for determining the FET small-signal equivalent circuit,” IEEE Trans. Microwave Theory Tech., vol. 36, pp. 1151-1159, 1988
8. C. S. Kim, H. K. Yu, H. Cho, S. Lee, and K. S. Nam, “CMOS layout and bias optimization for RF IC design applications,” in IEEE MTT-S Tech. Dig., 1997, pp. 945-948
9. M. Park, H. K. Yu, S. Lee, J. G. Gu, and K. S. Nam, “High Q CMOScompatible microwave inductors using double-metal interconnection silicon technology,” IEEE Microwave Guided Wave Lett.,vol. 7, pp. 45-47, 1997
10. C.-H. Kim, C. S. Kim, H. K. Yu, and K. S. Nam, “An isolated-open pattern to de-embed pad parasitics,” IEEE Microwave Guided Wave Lett., vol. 8, pp. 96-98, 1998