A reentrant delay-line memory using a YBa2Cu3O7-δ coplanar delay-line

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 2 PART 3, 1999, Pages 3829-3832

  Hattori, W ^a   Yoshitake, T ^a   Tahara, S ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ASSEMBLY; ASYNCHRONOUS TRANSFER MODE; BUFFER STORAGE; FABRICATION; TELECOMMUNICATION TRAFFIC;

COPLANAR DELAY LINE; REENTRANT DELAY LINE MEMORY;

YTTRIUM BARIUM COPPER OXIDES;

EID: 0032646033     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.783862     Document Type: Article

References (13)

1. E. Munter, J. Parker, and P. Kirkby, A high-capacity ATM switch based on advanced electronic and optical technologies," IEEE Commun. Mag., vol. 33. pp. 64-71,Nov. 1995.
2. W. Hattori, T. Yoshitake, and S. Tahara, "Fabrication of a 5-um-wide YBCO coplanar delay line." Advances in Superconductivity IX, S. Nakajima and M. Murakami, Eds. Tokyo: Springer-Verlag, 1997. pp. 1319-1322.
3. M. J. Bums, K. Char, B. F. Cole, W. S. Ruby, and S. A. Sachtjen, "Multichip module using multilayer YBa2Cu,O,<, interconnects," Appl Phys. Lett.. 62. pp. 1435-1437, March 1993.
4. S. K. Tewksbury, L. A_ Homak, L. A. Tewksbury, and L Chen, "A System-Level Evaluation of HTS Interconnections on MCMs for High Performance VLSI Systems,Journal of Microelectronic Systems Integration, \fol. 4, No. 2,19%.
5. |5J J. W. Cooksey, S. S. Scott, W. D. Brown, S. S. Ang, R. G. Florence, S. Afonso, "Recent Advances in High Temperature Superconductor Multichip Modules," 6th International Conference on Multichip Modules, pp. 115-120,1997.
6. W. Hattori, T Yoshitake. and S.Tahara, "A 5-|jjn-wide 18-cm-long Low-loss YBa2CuiO7<; Coplanar Line for Future Multichip Module Technology," to be published in IEEE Trans. Appl. Supercond, September 1998.
7. A Metzger, C. E. Chang, P. M. Asbeck, K. C. Wang. K. Pcdrotti. A. Price, A. Campana, D. Wu, J. Liu, and S. Beccue, "A 10 Gb/s 12x12 cross-point switch implemented with AlGaAs/GaAs heterojunction bipolar transistors," 1997 GaAs IC Symposium pp. 109-112,1997.
8. K. S. Lowe, "A GaAs HBT 16x 16 10 Gb/s/channel crosspoint switch," IEEE J. Solid-State Circuits, vol. 32, no.8pp.!263-1268, Aug. 1997.
9. Y Watanabe, Y Nakasha Y Kalo. K. Odani, and M. Abe, "A 96-GB/s HEMT ATM Switch LSI with Event-Controlled FIFO," IEEE J. Solid-Slate Circuits, vol. 28,no.9,Sep. 1993.
10. H. Yamada, M. Tsunotani, F. Kancyama, and S. Scki, "20.8 Gb/s GaAs LSFs SelfRouting Switch for ATM Switching System," IEEE J. Solid-Stale Circuits, vol. 32, no. I, Jan. 1997.
11. R A. Thompson and P. P Giordano, "An experimental photonic time-slot interchanger using optical fibers as reentrant delay-line memories," IEEE J. Lighneave Techno!.,\o\.L~T-5,no. 1pp. 154-162, Jan. 1987.
12. K. L. Hall, J. P. Donnelly, S. H. Groves, C. I. Fennelly, R J. Bailey, and A. Napoleon, "40-Gbit/s all-optical circulating shift register with an inverter," Optics Letters,\o\.22,n>. 19,pp. 1479-1481,OcLl997.
13. For example, K. Murata, T. Otsuji, E. Sano, M. Ohhata, M. Togashi, M. Suzuki, "A Novel High-Spccd Latching Operation Flip-Flop (HLO-FF) Circuit and its Application to a 19-Gb/s FJecision Circuit Using a 0.2-um GaAs MESFET," IEEE J. Solid-State Circuits, vol. 30, no. 10, Oct. 1995.