A 1-GHz logic circuit family with sense amplifiers

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 5, 1999, Pages 616-622

  Takahashi, O ^a,b   Aoki, N ^a,b   Siberman, J ^a,b   Dhong, S ^a,b  

^a IEEE   (United States)

^b IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

CMOS integrated circuits; Count leading zeros; High speed integrated circuits; Incrementor; Logic circuits; Microprocessors; ROM; Rotator; Sense amplifiers

Indexed keywords

AMPLIFIERS (ELECTRONIC); CMOS INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; ROM;

COUNT-LEADING ZEROS; INCREMENTORS; SENSE AMPLIFIERS;

LOGIC CIRCUITS;

EID: 0032628457     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.760371     Document Type: Article

References (9)

1. J. Silberman, N. Aoki, D. Boerstler, J. Burns, S. Dhong, A. Essbaum, U. Ghoshal, D. Heidel, P. Hofstee, K. Lee, D. Meltzer, H. Ngo, K. Nowka, S. Posluszny, O. Takahashi, I. Vo, and B. Zoric, "A 1.0 GHz dingle-issue 64-bit PowerPC integer processor," in IEEE ISSCC 1998 Dig. Tech. Papers, 1998, pp. 230-231;
2. and IEEE J. Solid-State Circuits, vol. 33, pp. 1600-1608, Nov. 1998.
3. P. Hofstee, S. Dhong, D. Meltzer, K. Nowka, J. Silberman, J. Burns, S. Posluszny, and O. Takahashi, "Designing for a gigahertz," IEEE Micro Mag., vol. 18, pp. 66-74, May 1998.
4. 2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme," IEEE J. Solid-State Circuits, vol. 29, pp. 1482-1490, Dec. 1994.
5. O. Takahashi, J. Silberman, S. Dhong, P. Hofstee, and N. Aoki, "A 690 ps read-access latency register file for a GHz integer microprocessor," in Proc. Int. Conf. Computer Design 98, Oct. 1998, pp. 6-10.
6. P. Coulman, private communication.
7. T. I. Chappell, B. A. Chappell, S. E. Schuster, J. W. Allan, S. P. Klepner, R. V. Joshi, and R. L. Franch, "A 2-ns cycle, 3.8 ns access 512-kb CMOS ECL SRAM with a fully pipe-lined architecture," IEEE J. Solid-State Circuits, vol. 26, pp. 1577-1585, Nov. 1991.
8. R. A. Haring, M. S. Milshtein, T. I. Chappell, S. H. Dhong, and B. A. Chappell, "Self resetting logic register and incrementor," in Proc. Symp. VLSI Circuits, 1996, pp. 18-19.
9. D. Heidel, S. H. Dhong, P. Hofstee, M. Immediato, K. Nowka, J. Silberman, and K. Stawiasz, "High speed serializing/de-serializing design-for-test method for evaluating a 1 GHz microprocessor," in Proc. 16th IEEE VLSI Test Symp., Apr. 1998, pp. 234-238.