Review of recent shared memory based ATM switches

Computer Communications

Volumn 22, Issue 4, 1999, Pages 297-316

  Sharma, Neeraj K ^a  

^a Clarkson University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CHANNEL CAPACITY; MULTICASTING; PACKET SWITCHING; TELECOMMUNICATION TRAFFIC; VLSI CIRCUITS; VOICE/DATA COMMUNICATION SYSTEMS;

ASYNCHRONOUS TRANSFER MODE SWITCHING; MULTIPLE STAGE; SHARED MEMORY ARCHITECTURE; SINGLE STAGE;

ASYNCHRONOUS TRANSFER MODE;

EID: 0032626217     PISSN: 01403664     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0140-3664(98)00266-7     Document Type: Review

References (102)

1. Minzer S. Broadband ISDN and Asynchronous Transfer mode (ATM). IEEE Communications Magazine. September:1989;17-24.
2. Awdeh R., Mouftah H. Survey of ATM switch architectures. Computer networks and ISDN systems. 27:1995;1567-1613.
3. Garcia-Haro J., Jajszczyk A. ATM shared memory switching architectures. IEEE network. July/August:1994;18-26.
4. Rooholamini R., Cherkassky V., Garver M. Finding the right ATM switch for the market. Computer magazine. April:1994;16-28.
5. Zegura E.W. Architectures for ATM switching systems. IEEE communications magazine. February:1993;28-37.
6. Pattavina A. Nonblocking architectures for ATM switching. IEEE communications magazine. 31:1993;38-48.
7. Liew S.C., Lu K.W. Comparison of buffering strategies for asymmetric packet switch modules. IEEE journal on selected areas in communications. 9:(3):1991;428-438.
8. Y. Oie, T. Suda, M. Murata, D. Kolson, H. Miyahara, Survey of switching techniques in high-speed networks and their performance, IEEE INFOCOM (1990) 1242-251.
9. Ahmadi H., Denzel W.E. A survey of modern high-performance switching techniques. IEEE journal on selected areas in communications. 7:(7):1989;1091-1103.
10. Karol M.J., Hluchyj M.G., Morgan S.P. Input versus output queuing on space-division packet switch. IEEE transactions on communications. 35:(12):1987;1347-1356.
11. T.M. Chen, S.S. Liu, ATM switching systems, Artech House Publishers, 1995.
12. S. Acampora, An introduction to broadband networks LANs, MANs, ATM, BISDN and optical networks for Integrated Multimedia Telecommunications, Plenum Press, New York, 1994.
13. B.G. Lee, M. Kang, J. Lee, Broadband Telecommunications Technology, 2nd ed., Artech House, 1996.
14. Hluchyj G., Karol M.J. Queuing in high-performance packet switching. IEEE journal on selected areas in communications. 6:(9):1988;1587-1597.
15. Causey W., Kim H.S. Comparison of buffer allocation schemes in ATM switches: complete sharing, partial sharing and dedicated allocation. IEEE International Conference on Communication. May:1994;1164-1168.
16. K. Choudhury, E.L. Hahne, Buffer management in a hierarchical shared memory switch, IEEE INFOCOM (1994) 1410-419.
17. H. Kuwahara, N. Endo, M. Ogino, T. Kozaki, A shared buffer memory switch for an ATM exchange, IEEE International Conference on Communication (1989) 118-122.
18. Endo N., Kozaki T., Ohuchi T., Kuwahara H., Gohara S. Shared buffer memory switch for an ATM exchange. IEEE transactions on communications. 41:(1):1993;237-245.
19. K.Y. Eng, M.A. Pashan, Advances in shared memory designs for gigabit ATM switching, Bell labs technical Journal (1997) 175-187.
20. S. Kumar, D. Agrawal, A Shared-Buffer Direct-Access (SBDA) switch architecture for ATM-based networks, IEEE International Conference on Communications, 1994, pp. 101-105.
21. Shobatake Y., Motoyama M., Shobatake E., Kamitake T., Shimizu S., Noda M., Sakaue K. A One-chip scalable 8(8 TM switch LSI employing shared buffer architecture. IEEE journal on selected areas in communications. 9:(8):1991;1248-1254.
22. Yamanaka H., Saito H., Kondoh H., Sasaki Y., Yamada H., Tsuzuki M., Nishio S., Notani H., Iwabu A., Ishiwaki M., Kohama S., Matsuda Y., Oshima K. Scalable shared-buffering ATM switch with a versatile searchable queue. IEEE journal on selected areas in communications. 15:(5):1997;773-784.
23. H. Saito, H. Kondoh, H. Yamanaka, Y. Sasaki, M. Tsuzuki, S. Kohama, H. Yamada, Y. Matsuda, K. Oshima, A 622 Mb/s 32×32 scalable shared buffer ATM switch with searchable address queue, IEEE GLOBECOM (1996) 1363-1368.
24. M.R. Hashemi, A. Leon-Gacia, A general purpose cell sequencer for ATM switches, IEEE INFOCOM, 1997.
25. Hashemi M.R., Leon-Garcia A. The single-queue switch: a building block for switches with programmable scheduling. IEEE journal on selected areas in communications. 15:(5):1997;785-794.
26. K. J. Schultz, P.G. Gulak, CAM-based single-chip shared buffer ATM switch, IEEE International Conference on Communication, 1994, pp. 1190-1195.
27. K.J. Schultz, P.G. Gulak, Distributed multicast contention resolution using content addressable FIFOs, IEEE International Conference on Communications, 1994, pp. 1495-1500.
28. Devaut M., Cochennec J.Y., Servel M. The Prelude ATM experiments: Assessments and future prospects. IEEE Journal on selected areas in communications. 6:(9):1988;1528-1537.
29. J.P. Coudreuse, M. Servel, Prelude: an asynchronous time-division switched network, IEEE International Conference on Communication, 1987, pp. 769-773.
30. H. Lee, K.H. Kook, C.S. Rim, K.P. Jun, S.K. Lim, A limited shared output buffer switch for ATM, International Conference on Data Communication Systems and Their Performance, 1991, pp. 203-215.
31. S. Kumar, D. Agrawal, On design of a shared-buffer based ATM switch for broadband-ISDN, IEEE International Phoenix Conference on Computer Communications, 1994, pp. 337-383.
32. Y.S. Lin, C.B. Shung, Queue management for shared buffer and shared multi-buffer ATM switches, IEEE INFOCOM (1996) 688-695.
33. H. Saito, H. Yamanaka, H. Yamada, M. Tuzuki, H. Kondoh, Y. Matsuda, K. Oshima, Multicast function and its LSI implementation in a shared multibuffer ATM switch, IEEE INFOCOM (1994) 315-322.
34. H. Yamanaka, H. Saito, H. Yamada, M. Tsuzuki, S. Kohama, H. Ueda, H. Kondoh, Y. Matsuda, K. Oshima, 622 Mb/s 8×8 shared multibuffer ATM switch with Hierarchical queuing and multicast functions, IEEE GLOBECOM (1993) 1488-1495.
35. Kumar S., Agrawal D. On multicast support for shared-memory based ATM switch architecture. IEEE network. January/February:1996;34-39.
36. J. Garcia-Haro, J. Malgosa-Sanahuja, J. Melus-Moreno, Multicasting facilities in ATM switching architectures, a study of several approaches, IEEE pacific-Rim, Conference, 1995, pp. 90-95.
37. Kozaki T., Endo N., Sakurai Y., Matsubara O., Mizukami M., Asano K. 32×32 shared buffer type ATM switch VLSI's for BISDN's. IEEE journal on selected areas in communications. 9:(8):1991;1239-1247.
38. S.C. Liew, K. W. Lu, A 3-stage interconnection structure for very large packet switches, IEEE International Conference on Communication, 1990, pp. 771-777.
39. J. Lin, C. Wu, A novel architecture for an ATM switch, IEEE International Conference on Computer Design, 1995, pp. 340-345.
40. F. Chiussi, Y. Xia, V. Kumar, Performance of shared-memory switches under multicast bursty traffic, IEEE GLOBECOM (1995) 1231-1237.
41. Han, J. Nah, J.H. Lee, K.C. Park, Implementation of 32×32 shared buffer ATM Switch and its Control Software, Asia Pacific Conference on communications, 1997, pp. 1189-1193.
42. Xiong Y. Impact of cell fanout distributions on multicast ATM switch performance. IEE electronics letters. 34:(6):1998;523-525.
43. H. Kondoh, H. Yamanaka, M. Ishiwaki, Y. Masuda, M. Nakaya, An efficient self-timed queue architecture for ATM switch LSI's, IEEE Custom Integrated Circuits Conference, 1994, pp. 637-640.
44. Kitamura H. A study of shared buffer-type ATM switch. Electronics and communications in Japan. 73:(11):1990;58-64.
45. K. Oshima, H. Yamanaka, H. Saito, H. Yamada, S. Kohama, H. Kondoh, Y. Matsuda, A new ATM switch architecture based on STS-type shared buffering and its LSI implementation, International switching symposium, 1992, pp. 359-363.
46. Kondoh H. A 622-Mb/s 8(8 ATM switch chip set with shared mutlibuffer architecture. IEEE journal of solid state circuits. 28:1993;808-815.
47. A. Jajszczyk, M. Roszkiewicz, J. Garcia-Haro, Comparison of ATM shared-memory switches, International switching symposium, 1995, pp. 409-413.
48. S. X. Wei, V.P. Kumar, On the multiple shared memory module approach to ATM switching, IEEE INFOCOM (1992) 116-123.
49. Benes V. On rearrangable three-stage connecting networks. Bell systems technical journal. September:1962;1481-1492.
50. J.D. Ho, N.K. Sharma, A growable shared-memory based multicast ATM switch, IEEE GLOBECOM, 1998.
51. P.C. Wong, E.H. Tung, A large scale packet switch interconnection architecture using overflow switches, IEEE International Conference on Communication, 1993, pp. 708-714.
52. Chiussi F.M., Kneuer J.G., Kumar V.P. Low-cost scalable switching solutions for broadband networking: the ATLANTA architecture and chipset. IEEE communications magazine. December:1997;44-53.
53. K.Y. Eng, M.J. Karol, C.L.I, A modular broadband (ATM) switch architecture with optimum performance, International switching symposium, 1990, pp. 1-6.
54. Eng K.Y., Karol M.J., Yeh Y.S. A growable packet (ATM) switch architecture: design principles and applications. IEEE transactions on communications. 40:(2):1992;423-430.
55. D.J. Marchok, C.E. Rohrs, R.M. Schafer, Multicasting in a growable packet (ATM) switch, IEEE INFOCOM (1991) 850-858.
56. Lee T.T. A modular architecture for very large packet switches. IEEE transactions on communications. 38:(7):1990;1097-1106.
57. M.A. Henrion, K.J. Schrodi, D. Boettle, M. De Somer, D. Dieudonne, Switching network architecture for ATM based broadband communications, International switching symposium, 1990, pp. 1-8.
58. N. Giacopelli, T.T. Lee, W.E. Stephens, Scalability study of self-routing packet switch fabric for very large broadband ISDN central offices, IEEE GLOBECOM (1990) 1609-1614.
59. Denzel W.E., Engbersen A.P.J., Iliadis I. A flexible shared-buffer switch for ATM at Gb/s rates. Computer networks and ISDN systems. 27:(4):1995;611-624.
60. S. Tanabe, K. Ohtsuki, A hyper-distributed switching system architecture for B-ISDN, IEEE International Conference on Communication, 1991, pp. 1431-1435.
61. Fischer W., Fundneider O., Goeldner E., Lutz K. A scalable ATM switching system architecture. IEEE journal on selected areas in communications. 9:(8):1991;1299-1307.
62. W. Fischer, R. Stiefel, T. Worster, An ATM system and network architecture in field trial, IEEE GLOBECOM (1993) 1476-1479.
63. K.Y. Eng, M.J. Karol, The growable switch architecture: a self-routing implementation for large ATM applications, IEEE International Conference on Communication, 1991, pp. 1014-1020.
64. K.Y. Eng, M.A. Pashan, R.A. Spanke, M.J. Karol, G.D. Martin, A high-performance prototype 2.5 Gb/s ATM switch for broadband applications, IEEE GLOBECOM (1992) 111-117.
65. K.Y. Eng, M.J. Karol, G.J. Cyr, M.A. Pashan, A 160-Gb/s ATM switch prototype using the concentrator-based growable switch architecture, IEEE International Conference on Communications, 1995, pp. 550-554.
66. K.Y. Eng, M.J. Karol, G.J. Cyr, M.A. Pasha, Design and prototype of a terabit ATM switch using a concentrator-based growable switch architecture, International switching symposium, 1995, pp. 404-408.
67. K.Y. Eng, M.J. Karol, High-performance techniques for gigabit ATM switching and networking, IEEE International Conference on Communication, 1993, pp. 1673-1678.
68. Yeh H., Hluchyj M.G., Acampora A.S. The knockout switch: a simple, modular architecture for high-performance packet switching. IEEE journal on selected areas in communications. 5:(8):1987;1274-1283.
69. K. Chan, S. Chan, K. Yeung, K. Ko, E. Wong, Clos-knockout: a large scale modular multicast ATM switch, IEEE GLOBECOM (1996) 1358-1362.
70. J. Li, An output-shared buffer ATM switch, International conference on computer design, 1996, pp. 147-148.
71. M. Collivignarelli, A. Daniele, G. Gallassi, F. Rossi, G. Valsecchi, L. Verri, System and performance design of the ATM node UT-XC, IEEE International conference on communication, 1994, pp. 613-618.
72. K. Yamaguchi, K. Sakai, J. Shiohama, S. Unagami, H. Oka, W. Naito, H. Yamashita, K. Yamazaki, ATM transport systems based on flexible, non-stop architecture, IEEE GLOBECOM (1993) 1468-1475.
73. N.K. Sharma, J.D. Ho, Modular design of a large multicast ATM switch, IEEE GLOBECOM, 1998.
74. N.K. Sharma, Modular design of a large sorting network, Proceedings of international symposium on parallel architectures, algorithms and networks, 1997, pp. 362-368.
75. Adams G.B., Agrawal D.P., Siegel H.J. A survey and comparison of fault-tolerant multistage interconnection networks. IEEE computer magazine. June:1987;14-27.
76. Itoh A. A fault-tolerant switching network for B-ISDN. IEEE journal on selected areas in communications. 9:(8):1991;1218-1226.
77. K. Padmanabhan, FAUST a fault tolerant sparing technique for ATM switch architectures, IEEE GLOBECOM (1993) 1368-1374.
78. Padmanabhan K. An Efficient Architecture for Fault-Tolerant ATM Switches. IEEE/ACM Transactions on Networking. 3:(5):1995;527-537.
79. Sakurai Y., Ido N., Gohara S., Endo N. Large-scale ATM multistage switching network with shared buffer memory switches. IEEE communications magazine. January:1991;91-96.
80. P. Zhou, W.W. Yang, A new design of central queuing ATM switches, IEEE GLOBECOM (1997) 541-545.
81. S.H. Kang, C. Oh, D.K. Sung, A high speed ATM switch with common parallel buffers, IEEE GLOBECOM (1995) 2087-2091.
82. K.J. Schultz, P.G. Gulak, Physical performance limits for shared buffer ATM switches to the year 2005, International switching symposium, 1995, pp. 294-298.
83. Hofmann R.H., Muller R. A multifunctional high-speed switch element for ATM applications. IEEE journal of solid-state circuits. 27:(7):1992;1036-1040.
84. L. Licciardi, S. Claretto, M. Fassino, M. Gandini, M. Turolla, V. Vercellone, A fully CMOS 622 MBIT/S ATM switching element, IEEE custom integrated circuits conference, 1994, pp. 14.2. 1-14.2.4.
85. S. Tanaka, et al., A 400 Mb/s 8×8 BiCMOS ATM switch LSI with 128 kb on-chip shared memory, IEEE International solid-state circuits conference, 1991, pp. 242-243.
86. P.U. Tagle, N.K. Sharma, Buffer space management using thresholds, IEEE symposium on computer and communications, 1998, pp. 395-399.
87. J.D. Ho, N.K. Sharma, Buffer management in multicast shared-memory ATM switches. International conference on parallel and distributed computing and networks, 1998, pp. 245-250.
88. Wu J.S., Ke C.C. ATM shared memory switch with multicasting balancing. IEICE transactions on communications. E 78:(9):1995;1262-1268.
89. M. Katevenis, D. Serpanos, E. Spyridakis, Switching fabrics with internal backpressure using the ATLAS I single-chip ATM switch, IEEE GLOBECOM (1997) 242-246.
90. Y. Liu, P.J. Moylan, Multi-level threshold for priority buffer space management in ATM networks, IEEE International conference on communications, 1996, pp. 379-383.
91. I. Cidon, A. Khamisy, L. Georgiadis, Optimal buffer sharing, IEEE INFOCOM, 1995, pp. 24-31.
92. S. Kumar, D.P. Agrawal, The sliding-window approach to high performance ATM switching for broadband networks, IEEE GLOBECOM (1996) 772-777.
93. S. Fong, S. Singh, Analytical modelling of shared buffer ATM switches with hot-spot pushout under bursty traffic, IEEE GLOBECOM (1996) 835-839.
94. Meyer J.F., Montagna S., Paglino R. Dimensioning of an ATM switch with shared buffer and threshold priority. Computer networks and ISDN systems. 26:1993;95-108.
95. E.J. Hernandez-Valencia, F.G. Bonomi, Simulation of a simple loss/delay priority scheme for shared memory ATM fabrics, IEEE GLOBECOM (1993) 1389-1394.
96. S. Suri, D. Tipper, G. Meempat, A comparative evaluation of space priority strategies in ATM networks, IEEE INFOCOM (1994) 516-523.
97. F.M. Chiussi, Y. Xia, V.P. Kumar, Backpressure in shared-memory-based ATM switches under multiplexed bursty sources, IEEE INFOCOM (1996) 830-843.
98. A. K. Choudhury, E.L. Hahne, Dynamic queue length thresholds in a shared memory ATM switch, IEEE INFOCOM (1996) 679-685.
99. A. Jajszczyk, M. Roszkiewicz, Optimum structures and growability of shared-buffer fabrics, IEEE GLOBECOM (1994) 309-313.
100. W. Jajszczyk, A. Kabacinski, A growable shared-buffer-based ATM switching fabric, IEEE GLOBECOM (1993) 29-33.
101. K. Law, A. Leon-Garcia, A growable large scale ATM multicast switch, IEEE international conference on communications (1996) 1695-1699.
102. Obara H., Okamoto S. Self-routing fast packet switch with in-service modular growth. IEE electronic letters. 26:1990;1286-1287.