CMOS 13-b Cyclic RSD A/D Converter

IEEE Journal of Solid-State Circuits

Volumn 27, Issue 7, 1992, Pages 957-964

  Ginetti, Bernard ^a   Jespers, Paul G A ^a   Vandemeulebroecke, Andre ^b  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

^b LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING--ALGORITHMS; COMPUTERS, DIGITAL--SHIFT REGISTERS; INTEGRATED CIRCUITS, CMOS; LOGIC CIRCUITS;

CONTROL LOGIC; CYCLIC CONVERTERS; REDUNDANT SIGNED DIGIT (RSD) PRINCIPLE; RSD ALGORITHMS;

DATA CONVERSION, ANALOG TO DIGITAL;

EID: 0026899899     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.1992.854935     Document Type: Article

References (10)

1. K. Hwang, Computer Arithmetic-Principles, Architecture and Design. New York: Wiley, 1979.
2. P.W. Li, M.J. Chin, P.R. Gray, and R. Castello, “A ratio-independent algorithmic analog-to-digital technique,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 828–836, Dec. 1984.
3. M. Degrauwe, E. Vittoz, and I. Verbaouwhede, “A micropower CMOS-instrumentation amplifier,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 805–807, June 1985.
4. C.C. Shih and P.R. Gray, “Reference refreshing cyclic analog-to-digital and digital-to-analog converter,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 544–554, Aug. 1986.
5. C.A. Laber et al., “Design considerations for a high-performance 3-μm CMOS analog-standard-cell library,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 181–189, Apr. 1987.
6. H. Ohara, H.X. Ngo, M.J. Armstrong, C.F. Rahim, and P.R. Gray, “A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 920–938, Dec. 1987.
7. B. Ginetti, A. Vandemeulebroecke, and P. Jespers, “RSD cyclic A to D converter,” in Symp. VLSI Circuits Dig. Tech. Papers, Aug. 1988, pp. 125–126.
8. B.-S. Song, M.F. Tompsett, and K.R. Lakshmikumar, “A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter,” IEEE J. Solid-State Circuits, vol. 23, pp. 1324–1333, Dec. 1988.
9. C.-C. Shih, “Precision analog to digital and digital to analog conversion using reference recirculating algorithmic architectures,” Ph.D. dissertation, Univ. of California, Berkeley, Dec. 1981.
10. B. Ginetti and P. Jespers, “A 1.5 Ms/s 8-bit pipelined RSD A/D converter,” in ESSCIRC, Dig. Tech. Papers, Sept. 1990, pp. 137140.