메뉴 건너뛰기




Volumn 34, Issue 7, 1998, Pages 620-622

Supplementary condition for STG-designed speed-independent circuits

(1)  Piguet, C a  


Author keywords

[No Author keywords available]

Indexed keywords

DELAY CIRCUITS; ELECTRIC INVERTERS;

EID: 0032473658     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19980458     Document Type: Article
Times cited : (3)

References (9)
  • 1
    • 0030678724 scopus 로고    scopus 로고
    • Technology mapping for speed-independent circuits: Decomposition and resynthesis
    • Eindhoven, The Netherlands
    • KONDRATYEV, A.: 'Technology mapping for speed-independent circuits: decomposition and resynthesis'. ASYNC'97, Eindhoven, The Netherlands, 1997, pp. 240-253
    • (1997) ASYNC'97 , pp. 240-253
    • Kondratyev, A.1
  • 3
    • 0028590415 scopus 로고
    • Basic gate implementation of speed-independent circuits
    • KONDRATYEV, A.: 'Basic gate implementation of speed-independent circuits'. 31st Design Automation Conf. DAC, 1994, pp. 56-62
    • (1994) 31st Design Automation Conf. DAC , pp. 56-62
    • Kondratyev, A.1
  • 4
    • 0026123817 scopus 로고
    • Logic synthesis of race-free asynchronous CMOS circuits
    • PIGUET, C.: 'Logic synthesis of race-free asynchronous CMOS circuits', IEEE J. Solid-State Circuits, 1991, JSSC-26, (3), pp. 371-380
    • (1991) IEEE J. Solid-State Circuits , vol.JSSC-26 , Issue.3 , pp. 371-380
    • Piguet, C.1
  • 5
    • 0031185810 scopus 로고    scopus 로고
    • Synthesis of asynchronous CMOS circuits with negative gates
    • Brazil. Microelectron. Soc.
    • PIGUET, C.: 'Synthesis of asynchronous CMOS circuits with negative gates', J. Solid-State Devices Circuits, 1997, 5, (2), pp. 12-20 (Brazil. Microelectron. Soc.)
    • (1997) J. Solid-State Devices Circuits , vol.5 , Issue.2 , pp. 12-20
    • Piguet, C.1
  • 6
    • 0031273832 scopus 로고    scopus 로고
    • Logic synthesis of a PLL phase frequency detector
    • PIGUET, C., and VON KAENEL, V.: 'Logic synthesis of a PLL phase frequency detector', IEE Proc. Comput. Digit. Tech., 1997, 144, (6), pp. 381-385
    • (1997) IEE Proc. Comput. Digit. Tech. , vol.144 , Issue.6 , pp. 381-385
    • Piguet, C.1    Von Kaenel, V.2
  • 7
    • 0003605094 scopus 로고
    • Low-power low-voltage digital CMOS cell design
    • Barcelona, Spain, 17-19 October
    • PIGUET, C.: 'Low-power low-voltage digital CMOS cell design'. PATMOS'94, Barcelona, Spain, 17-19 October 1994, pp. 132-139
    • (1994) PATMOS'94 , pp. 132-139
    • Piguet, C.1
  • 8
    • 0024611252 scopus 로고
    • High-speed CMOS circuit technique
    • YUAN, J., and SVENSSON, C.: 'High-speed CMOS circuit technique', IEEE J. Solid-State Circuits, 1989, JSSC-24, pp. 62-70
    • (1989) IEEE J. Solid-State Circuits , vol.JSSC-24 , pp. 62-70
    • Yuan, J.1    Svensson, C.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.