High-performance image computing with modern microprocessors

International Journal of Imaging Systems and Technology

Volumn 9, Issue 6, 1998, Pages 407-415

  Basoglu, Chris ^b   Kim, Donglok ^a   Gove, Robert J ^b   Kim, Yongmin ^a  

^a University of Washington   (United States)

^b Equator Technologies Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SYSTEMS PROGRAMMING; DATA REDUCTION; DATA STRUCTURES; HIGH LEVEL LANGUAGES; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; PARALLEL PROCESSING SYSTEMS; PROGRAM ASSEMBLERS; REDUCED INSTRUCTION SET COMPUTING;

HIGH PERFORMANCE IMAGE COMPUTING; INSTRUCTION LEVEL PARALLELISM (ILP);

IMAGE PROCESSING;

EID: 0032287792     PISSN: 08999457     EISSN: None     Source Type: Journal    
DOI: 10.1002/(SICI)1098-1098(1998)9:6<407::AID-IMA2>3.0.CO;2-8     Document Type: Article

References (37)

1. A. Yu. "The future of microprocessors," IEEE Micro., 16(6), 46-53 (1996).
2. L. Gwennap. "Architects debate VLIW, single-chip MP," Microprocess. Rep., 8(12), 20-23 (1994).
3. D. A. Patterson and J. L. Hennessy, Computer Architecture: A Quantitative Approach (Morgan Kaufman, San Francisco, CA), 1996.
4. Sun Microsystems Corp., VIS Instruction Set User's Manual (Sun Microsystems, Mountainview, CA), July 1997.
5. A. Peleg and U. Weiser. "MMX technology extension to the Intel architecture," IEEE Micro. 16(4), 42-50 (1996).
6. R. Lee. "Subword parallelism with MAX-2," IEEE Micro. 16(4), 51-59 (1996).
7. Digital Equipment Corp., Alpha Architecture Handbook, http://ftp. digital.com/pub/Digital/info/semiconductor/literature/alphahb2.pdf, May 1998.
8. Silicon Graphics, Inc., MIPS Extension for Digital Media with 3D, http://www.sgi.com/MIPS/arch/ISA5/, 1996.
9. C. Basoglu, W. Lee, and Y. Kirn. "An efficient FFT algorithm for superscalar and VLIW processor architectures," Real-Time Imaging 3, 441-453 (1997).
10. J. A. Fisher. "The VLIW machine: A multiprocessor from compiling scientific code," Computer 17(7), 45-53 (1984).
11. J. J. Shieh and C. A. Papachristou. "Fine grain mapping strategy for multiprocessor systems," IEE Proc. Comput. Digital Technol. 138, 109-120 (1991).
12. P. Wayner. "VLIW: Heir to RISC?" Byte, 14(8), 259-262 (1989).
13. P. B. Endecott. "Superscalar instruction issue in an asynchronous microprocessor," IEE Proc. Comput. Digital Technol. 143, 266-272 (1996).
14. A. Bolychevsky, C. R. Jesshope, and V. B. Muchnick. "Dynamic scheduling in RISC architectures," IEE Proc. Comput. Digital Technol. 143, 309-317 (1996).
15. P. G. Lowney, S. M. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. S. O'Donnell, and J. C. Ruttenberg. "The multiflow trace scheduling compiler," J. Supercomput. 7, 51-142 (1993).
16. M. Dolle and M. Schlett. "A cost effective RISC/DSP microprocessor for embedded systems," IEEE Micro. 15(5), 32-40 (1995).
17. N. Sehan. "High VelociTI processing," IEEE Signal Proc. 15(2), 86-101 (1998).
18. S. Rathman and G. Slavenburg. "Processing the new world of interactive media," IEEE Signal Process. 15(2), 108-117 (1998).
19. M. J. Forsell. "Minimal pipeline architecture-an alternative to superscalar architecture," Microprocessors Microsystems 20, 277-284 (1996).
20. J. Circello, G. Edington, D. McCarthy, J. Gay, D. Schimke, S. Sullivan, R. Duerden, C. Hinds, D. Marquette, L. Sood, A. Crouch, and D. Chow. "The superscalar architecture of the MC68000," IEEE Micro. 15(2), 10-21 (1995).
21. Y. Shintani, K. Inoue, E. Kamada, and T. Shonai. "A performance and cost analysis of applying superscalar method to mainframe computers," IEEE Trans. Comput. 44, 891-901 (1995).
22. R. M. Tomasulo. "An efficient algorithm for exploiting multiple arithmetic units," IBM J. Res. Develop. 11, 25-33 (1967).
23. D. B. Papworth. "Tuning the Pentium Pro microarchitecture," IEEE Micro. 16(2), 8-15 (1996).
24. L. Gwennap. "Intel's P6 uses decoupled superscalar design," Microprocess. Rep. 9(2), 9-17 (1995).
25. K. C. Yeager. "The MIPS R10000 superscalar microprocessor," IEEE Micro. 16(2), 28-40 (1996).
26. J. H. Edmondson, P. Rubenfeld, R. Preston, and V. Rajagopalan. "Superscalar instruction execution in the 21164 Alpha microprocessor," IEEE Micro. 15(2), 33-43 (1995).
27. P. Rubinfeld, B. Rose, and M. McCallig. "Motion video instruction extensions for Alpha," http.//www.digital.com/semiconductor/alpha/ papers/pmvi-abstract.htm, Digital Equipment Corporation, Oct. 1996.
28. Sun Microsystems Corp., UltraSPARC User's Manual (Sun Microsystems, Palo Alto, CA), 1997.
29. W. Lee, Y. Kim, R. J. Gove, and C. J. Read. "MediaStation 5000: Integrating video and audio," IEEE Multimedia 1(2), 50-61 (1994).
30. J. Kim and Y. Kim. "UWICL: A multi-layered parallel image computing library for single-chip multiprocessor-based time-critical systems," Real-Time Imaging 2, 187-199 (1996).
31. O. Evans and Y. Kim. "Efficient implementation of image warping on a multimedia processor," Real-Time Imaging (in press).
32. P. Faraboschi, G. Desoli, and J. A. Fisher. "The latest world in digital media processing," IEEE Signal Process. 15(2), 59-85 (1998).
33. Intel Corp., "Intel image processing library," http://developer.intel.com/ design/perftool/perflibst/ipl/index.htm, 1998.
34. Numerix Ltd., "SigLib," http://www.numerix.co.uk/, 1998.
35. Sun Microsystems Corp., "mediaLib: performance with portability," http://www.sun.com/microelectronics/vis/mediaLib.html, 1998.
36. L. Zhou, V. Chalana, and Y. Kim. "A PC-based machine vision system for real-time computer-aided potato inspection," Int. J. Imaging Syst. Technol. 9, 423-433 (1998).
37. Y. Kim, J. Kim, C. Basoglu, and T. C. Winter. "Programmable ultra-sound imaging using multimedia technologies: A next-generation ultra-sound machine," IEEE Trans. Inform. Technol. Biomed. 1, 19-29 (1997).