Superscalar instruction issue in an asynchronous microprocessor

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 5, 1996, Pages 266-272

  Endecott, P B ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Asynchronous microprocessors; Instruction issuers; Superscalar instructions

Indexed keywords

PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS; USER INTERFACES; VLSI CIRCUITS;

SUPERSCALAR ASYNCHRONOUS MICROPROCESSORS (SCALP); SUPERSCALAR ISSUERS;

COMPUTER ARCHITECTURE;

EID: 0030233836     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960721     Document Type: Article

References (17)

1. VAN BERKEL, K., BURGESS, R., KESSELS, J., SCHALIJ, F., and PEETERS, A.: 'Asynchronous circuits for low power: a DCC error corrector', IEEE Des. Test Comput., 1994, 11, (2), pp. 22-32
2. BRUNVAND, E.: The NSR processor'. Proceeding of the 26th Annual Hawaii International Conference on System sciences, Maui, Hawaii, 1993, pp. 428-135
3. CHANDRAKASAN, A.P., BURNSTEIN, A., and BROD-ERSEN, R.W.: 'A low-power chipset for a portable multimedia I/ O terminal', IEEE J. Solid-State Circuits, 1994, 29, (12), pp. 1415-1428
4. DAY, P., and WOODS, J.V.: 'Investigation into micropipeline latch design styles', IEEE Trans. VLSI, 1995, 3, (2), pp. 264-272
5. ENDECOTT, P.B.: 'Parallel structures for asynchronous microprocessors', IEEE Tech. Committee Comput. Arch. Newsl., October 1995, pp. 11-16.
6. ENDECOTT, P.B.: 'Parallel structures for asynchronous microprocessors'. http://www.cs.man.ac.uk/amulet/publications/papers/ para-structs.html
7. ENDECOTT, P.B.: 'SCALP: a superscalar asynchronous low-power processor', http://www.cs.man.ac.uk/∼endecotp/research/ phd.html
8. FURBER, S.: 'Compuing without clocks: micropiplining the ARM processor' in BIRTWISTLE, G., and DAVIS, A. (Eds.): 'Asynchronous digital circuit design' (Springer-Verlag Workshops in Computing Series, 1985), pp. 211-262
9. KEARNEY, D., and BERGMAN, N.W.: 'Performance evaluation of asynchronous logic pipelines with data dependent processing delays'. Proceedings of the Second Working Conference on Asynchronous design methodologies, London, UK, 1995, pp. 4-13
10. MARTIN, A.J., BURNS, S.M., LEE, T.K., BORKOVIC, D., and HAZEWINDUS, P.J.: 'The design of an asynchronous microprocessor' in 'Advanced research in VLSI'. Proceedings of the Decennial Caltech Conference on VLSI, (MIT Press, 1989), pp. 351-373,
11. also as technical report Caltech-CS-TR-89-02, Computer Science Department, California Institute of Technology, 1989
12. PAVER, N.C.: 'The design and implementation of an asynchronous microprocessor'. PhD thesis, Department of Computer Science, University of Manchester, UK, 1994
13. PAVER, N.C.: 'The design and implementation of an asynchronous microprocessor'. http://www.cs.man.ac.uk/amulet/publications/thesis/paver94_phd.html
14. RICHARDSON, W.F., and BRUNVAND, E.: 'Fred: an architecture for a self-timed decoupled computer'. Technical report UUCS-95-008, University of Utah, USA, 1995
15. RICHARDSON, W.F., and BRUNVAND, E.: 'Fred: an architecture for a self-timed decoupled computer', ftp://ftp.cs.utah.edu/ techreports/1995/UUCS-95-008.ps.Z
16. SPROULL, R.F., SUTHERLAND, I.E., and MOLNAR, C.E.: 'Counterflow pipeline processor architecture', IEEE Des. Test Comput., 1994, 11, (3), pp. 48-59,
17. (also as Sun Microsystems Laboratories Inc. technical report SMLI TR-94-25)