Integrated partition integer execution unit for multimedia and conventional applications

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 1998, Pages 103-107

  Tang, K C ^a   Wu, Angus K M ^a   Fong, Anthony S ^a   Pao, Derek C W ^a  

^a CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

MULTIMEDIA SYSTEMS; COMPUTER PROGRAMMING LANGUAGES; INTEGER PROGRAMMING;

EXECUTION UNITS; FLOATING POINTS; INSTRUCTION SET; INTEL CORPORATIONS; MULTIMEDIA APPLICATIONS; MULTIMEDIA INSTRUCTION; SUN MICROSYSTEMS;

DIGITAL ARITHMETIC; MULTIMEDIA SYSTEMS;

INTEGER EXECUTION UNIT; MULTIMEDIA INSTRUCTION SET; SINGLE INSTRUCTION MULTIPLE DATA (SIMD);

EID: 0032265480     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.1998.814842     Document Type: Conference Paper

References (10)

1. K C Tang, Anthony S Fong, and Angus K W Wu, "A Multimedia Instruction Set on a Descriptor Computer: HISC" Proc. ISCA International Conference on Computer Applications in Industry and Engineering (CAINE-97), San Antonio, Texas, USA, December 1997
2. Yung, R. "Tutorial on VIS (Spitfire) Graphics Instruction Set", SMLI Internai Research Notes, SMLI-93-0393,1993.
3. Intel Architecture MMX Technology Developers' Manual-Intel Corporation, Order Number 243010,1996.
4. Tim Lindholm and Frank Yellin, "The Java™ Virtual Machine Specification", Addison-Wesley, 1996, ISBN 0-201-63452-X.
5. P. Pirsch, A. Freimann, M. Berekovic, "Architectural approaches for multimedia processors" in Multimedia Hardware Architectures 1997, Sethuraman Panchanathan, Frans Sijstermans, Proc. SPIE 3021, [2-13] (1997).
6. V. Bhaskaran, K. Konstantinides, B. R. Natarajan, "Multimedia architectures: from desktop to portable appliances" in Multimedia Hardware Architectures 1997, Sethuraman Panchanathan, Frans Sijstermans, Proc. SPIE 3021, [14-25] (1997).
7. J. Hilgenstock, K. Herrmann, P. Prisch, "Parallel DSP architecture for object-based video signal processing" in Multimedia Hardware Architectures 1997, Sethuraman Panchanathan, Frans Sijstermans, Proc. SPIE 3021, [78-87] (1997).
8. Jim Brailean, Weiping Li, Jorn Ostermann, and Ya-Qin Zhang, "MPEG-4 Video Coding Standard", IEEE catalog number 97TH8252, Short Courses at the 1997 IEEE International Symposium on Circuit and Systems, Chapter 3[119-185].
9. "AMD-K6 MMX™ Enhanced Processor, Multimedia Technology", AMD Corp., order no. #20726c.
10. "AMD-K6 MMX™ Enhanced Processor, Data Sheet", AMD Corp., order no. #20695e.