A 723-MHz 17.2-mW CMOS programmable counter

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 10, 1998, Pages 1572-1575

  Chang, Hun Hsien ^a   Wu, Jiin Chuan ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

CMOS digital integrated circuits; Flip flop circuits; Logic design; Phase locked loops; Programmable circuits

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED LOGIC DESIGN; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; FLIP FLOP CIRCUITS; FREQUENCY DIVIDING CIRCUITS; PHASE LOCKED LOOPS;

RELOADING DELAY;

COUNTING CIRCUITS;

EID: 0032187836     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.720407     Document Type: Article

References (11)

1. J. Craninckx and M. Steyaert. "A 1.8-GHz CMOS low-phase-noise voltage controlled oscillator with pre-saalar," IEEE J. Solid-State Circuits, vol. 30, pp. 1474-1482, Dec. 1995.
2. A. Rofougaran, J. Y. C. Chang, M. Rofougaran, and A. A. Abidi, "A 1 GHz CMOS RF front-end IC for a direct conversion wireless receiver," IEEE J. Solid-State Circuits, vol. 31, pp. 880-889, July 1996.
3. I. A. Young, J. K. Greason, and K. L. Wong, "A PII clock generator with 5-110 MHz of lock range for microprocessors," IEEE J. Solid-State Circuits, vol. 27, pp. 1599-1607, Nov. 1992.
4. I. I. Novof, J. Austin, R. Kelkar, D. Strayer, and S. Wyatt, "Fully-intergrated CMOS phase-locked loop with 15-240 MHz locking range and ±50 ps Jitter," IEEE J. Solid-State Circuits, vol. 30, pp. 1259-1266, Nov. 1995.
5. N. Foroudi and T. A. Kwasniewski, "CMOS high-speed dual-modulus frequency divider for RF frequency synthesis," IEEE J. Solid-State Circuits, vol. 30. pp. 93-100, Feb. 1995.
6. B. Chang, J. Park, and W. Kim, "A 1.2 GHz CMOS dual-modulus pre-scalar using new dynamic D-type flip-flop," IEEE J. Solid-State Circuits, vol. 31, pp. 749-752, May 1996.
7. J. Craninckx and M. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 pre-scalar in 0.7-μm CMOS," IEEE J Solid-State Circuits, vol. 31, pp. 890-897, Feb. 1996.
8. P. Larsson, "A wide-range programmable high-speed CMOS frequency divider," in Proc. IEEE Int. Symp. Circuits and Systems, 1995, pp. 195-198.
9. J. C. Wu and H. H. Chang, "A 550 MHz 9.3 mW CMOS frequency divider," in Proc. IEEE Int. Symp. Circuits and Systems, 1995, pp. 199-202.
10. P. Larsson, "High-speed architecture for a programmable frequency divider and a dual-modulus prescaler," IEEE J. Solid-State Circuits, vol. 31, pp. 744-748, Feb. 1996.
11. P. C. Yu and J. C. Wu, "A fully integrated 3.3 V 1-600 MHz CMOS frequency synthesizer," in Proc. IEEE Int. Symp. Circuits and Systems, 1997, pp. 1828-1831.