Design considerations of data-driven self-timed rsfq adder circuits

IEICE Transactions on Electronics

Volumn E81-C, Issue 10, 1998, Pages 1618-1626

  Yoshikawa, Nobuyuki ^a   Tago, Hiroshi ^a   Yoneyama, Kaoru ^a  

^a YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

Adder; High speed integrated circuits; Rsfq logic circuits; Single flux quantum; Superconducting circuits

Indexed keywords

ADDERS; INTEGRATED CIRCUIT LAYOUT; LOGIC CIRCUITS;

DATA-DRIVEN SELF-TIMED (DDST) ARCHITECTURE; RAPID SINGLE-FLUX-QUANTUM (RSFQ);

SUPERCONDUCTING DEVICES;

EID: 0032180075     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. K. K. Likharev, O. Mukhanov, and V. K. Semenov, "Resistive single flux quantum logic for the Josephsonjunction technology," SQUID'85, Berlin Germany, W. de Gruyter, pp. 1103-1108, 1985.
2. K. K. Likharev, O. Mukhanov, and V. K. Semenov, "Ultimate performance of RSFQ logic circuits," IEEE Trans. Magnetics, vol. MAG-23, pp. 759-762, 1987.
3. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock frequency digital systems," IEEE Trans. Appl. Superconductivity, vol. 1, pp. 1-28, 1991.
4. Q. P. Herr and M. J. Feldman, "Error rate of a superconducting circuit, " Appl. Phys. Lett., vol. 69, pp. 694-695, 1996.
5. K. Gaj, E. G. Friedman, M. J. Feldman, and A. Krasniewski, "A clock distribution scheme for large RSFQ circuits," IEEE Trans. Appl. Superconductivity, vol. 5, pp. 3320-3324, 1995.
6. Z. J. Deng, S. R. Whiteley, and T. Van Duzer, "Datadriven self-timing of RSFQ digital integrated circuits," Extended Abstracts of 5th International Superconductive Electronics Conference, Naeoya, Japan, pp. 189-191, 1995.
7. Z. J. Deng, N. Yoshikawa, S. R. Whiteley, and T. Van Duzer, "Data-driven self-timed RSFQ digital integrated circuit and system," IEEE Trans. Applied Superconductivity, vol. 7, pp. 3634-3637, 1997.
8. N. Yoshikawa, Z. J. Deng, S. R. Whiteley, and T. Van Duzer, "Design and testing of data-driven self-timed RSFQ shift register," Extended Abstract of International Superconductive Electronics Conference (ISEC'97), Berlin, Germany, June, pp. 382-384, 1997.
9. N. Yoshikawa, Z. J. Deng, S. R. Whiteley, and T. Van Duzer, "Design and testing of data-driven self-timed RSFQ demultiplexer," Extended Abstract of International Superconductive Electronics Conference (ISEC'97), Berlin, Germany, June, pp. 353-355, 1997.
10. Z. J. Deng, N. Yoshikawa, U. Ghoshal, S. R. Whiteley, and T. Van Duzer, "20 Gb/s self-timed vector processing with josephson single flux quantum technology," Technical Digest, 1997 International Solid-State Circuit Conference (ISSCC'97), San Francisco, pp. 128-129, Feb. 1997.
11. Z. J. Deng, N. Yoshikawa, S. R. Whiteley, and T. Van Duzer, "Data-Driven self-timed RSFQ high-speed test system," IEEE Trans. Appl. Superconductivity, vol. 7, pp. 3830-3833, Dec. 1997.
12. M. Maezawa, I. Kurosawa, M. Aoyagi, H. Nakagawa, Y. Kameda, and T. Nanya, "Rapid single-flux-quantumdual-rail logic for asynchronous circuits," IEEE Trans. Appl. Superconductivity, vol. 7, pp. 3634-3637, 1997.
13. P. Patra, D. S. Fussel, and S. Polonsky, "Delay insensitive logic for RSFQ superconductor technology," Proc. International Symposium on Advanced Research in Asynchronous Circuits and System, IEEE Computer Society Press, 1997.
14. The timing issue in the RSFQ logic is considered more generally in the following paper: K. Gaj, E. G. Friedman, and M. J. Feldman, "Timing of multi-gigahertz rapid single flux quantum digital circuits," Journal of VLSI Signal Processing, vol. 16, pp. 247-276, 1997.
15. C. A. Hamilton and K. C. Gilbert, "Margin and yield in single flux quantum logic," IEEE Trans. Appl. Superconductivity, vol. I, pp. 157-163, 1991.
16. MJSIM is available on the Web (http://ww\v.yoshilab. dnj.ynu.ac.jp).
17. E. S. Fang and T. Van Duzer, "A Josephson integrated circuit simulator (JSIM) for superconductive electronics application," Extended Abstracts of ISEC'89, Tokyo, pp. 407-410, 1989.
18. M. JefTry, J. Perold, Z. Wang, and T. Van Duzer, "Monte carlo optimization of superconducting complementary output switching logic circuits," to be published in IEEE Trans. Appl. Superconductivity.