Analytic nonlinear model for harmonics analysis in CMOS inverters

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 45, Issue 7, 1998, Pages 741-745

  Liu, Cheng Kuang ^a  

^a NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

Frequency response; Inverter; MOSFET; Nonlinearity

Indexed keywords

CALCULATIONS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL CIRCUITS; FOURIER TRANSFORMS; FREQUENCY RESPONSE; HARMONIC ANALYSIS; TRANSFER FUNCTIONS;

SPICE SIMULATION; VOLTERRA SERIES EXPANSION METHOD;

ELECTRIC INVERTERS;

EID: 0032116305     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.703841     Document Type: Article

References (16)

1. S. Dutta, S. S. Mahant Shetti, and S. L. Lusky, "A comprehensive delay model for CMOS inverters," IEEE J. Solid-State Circuits, vol. 30, pp. 864-871, Aug. 1995.
2. K. O. Jeppson, "Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay," IEEE J. Solid-State Circuits, vol. 29, pp. 646-654, June 1994.
3. N. Hedenstierna and K. O. Jeppson, "CMOS circuit speed and buffer optimization," IEEE Trans. Compute r-Aided Design, vol. 6, pp. 270-281, Mar. 1994.
4. J. J. Laurin, S. G. Zaky, and K. G. Baimain, "EMI-induced delays in digital circuits: Prediction," in Proc. IEEE Int. Symp. Electromagnetic Compatibility, Anaheim, CA, 1992, pp. 443-448.
5. J. J. Bussgang, L. Ehrman, and J. W. Graham, "Analysis of nonlinear systems with multiple inputs," Proc. IEEE, vol. 62, pp. 1088-1119, Aug. 1974.
6. S. Narayanan, "Transistor distortion analysis using Volterra series representation," Bell Syst. Tech. J., vol. 46, pp. 991-1024, May/June 1967.
7. _."Intermodulation distortion of cascaded transistors," IEEE J. Solid-State Circuits, vol. SSC-4, pp. 97-106, June 1969.
8. _, "Application of Volterra series to intermodulation distortion analysis of transistor feedback amplifiers," IEEE Trans. Circuit Theory, vol. CT-17, pp. 518-527, Nov. 1970.
9. R. Meyer, M. J. Shensa, and R. Eschenbach, "Cross modulation and intermodulation in amplifiers at high frequencies," IEEE J. Solid-State Circuits, vol. SC-7, pp. 16-234, Feb. 1972.
10. X. Zeng, P. Bowron, and A. A. Muhieddine, "IMD prediction techniques for active filters," IEEE Trans. Circuits Syst. I, vol. 43, pp. 577-579, July 1996.
11. M. Shoji, CMOS Digital Circuit Technology. Englewood Cliffs, NJ: Prentice-Hall, 1988, ch. 3, pp. 109-117.
12. J. J. Whalen, "Predicting RFI effects in semiconductor devices at frequency above 100 MHZ," IEEE Trans. Electromagn. Compat., vol. EMC-21, pp. 281-282, Nov. 1979.
13. C.-K. Liu, Y. C. Cheng, and W. L. Jung, "An analysis of the effects of radio-frequency interference on packaged junction-field-effect transistors," J. Chinese Inst. Eng., vol. 13, no. 1, pp. 59-68, Jan. 1990.
14. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1988, ch. 9, pp. 353-370.
15. C.-K. Liu, W.-D. Yang, T.-P. Jou, and J.-M. Chen, "Modeling electromagnetic interference effects on integrated circuits," in Proc. Int. Electron Device Materials Symp., Hsin Chu, Taiwan, R.O.C., 1996, vol. D6-4, pp. 365-368.
16. L. W Nagel and D. O. Pederson, "SPICE: Simulation program with integrated circuit emphases," Electronic Res. Lab., University of California at Berkeley, Tech. Memo ERL-M382, 1973.