A multilevel approach toward quadrupling the density of flash memory

IEEE Electron Device Letters

Volumn 19, Issue 3, 1998, Pages 86-88

  Kencke, David L ^a   Richart, Robert ^b   Garg, Shyam ^b   Banerjee, Sanjay K ^a  

^a The University of Texas at Austin   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CALCULATIONS; COMPUTER SYSTEMS PROGRAMMING; ELECTRIC CURRENTS; INTEGRATED CIRCUIT TESTING; SEMICONDUCTOR STORAGE; STORAGE ALLOCATION (COMPUTER); VOLTAGE CONTROL;

FLASH MEMORY; LOGICAL THRESHOLD VOLTAGE; TRANSISTOR THRESHOLD VOLTAGE; VOLTAGE DISTRIBUTION;

PROM;

EID: 0032028727     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/55.661173     Document Type: Article

References (11)

1. C. Bleiker and H. Melchior, "A four-state EEPROM using floating-gate memory cells," IEEE J. Solid-State Circuits, vol. SC-22, p. 460, Mar. 1987.
2. M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32 Mb flash memory," in IEEE Int. Solid-State Circuits Conf. Dig., 1995, p. 132.
3. G. J. Hemink, T. Tanaka, T. Endoh, S. Aritome, and R. Shirota, "Fast and accurate programming method for multilevel NAND EEPROM's," in Symp. VLSI Technol. Dig. 1995, p. 129.
4. M. Ohkawa, H. Sugawara, N. Sudo, M. Tsukiji, K. Nadagawa, M. Kawata, K. Oyama, T. Takeshima, and S. Ohya, "A 98-mm die size 3.3 V 64 Mb flash memory with FN-NOR type four-level cell," IEEE J. Solid-State Circuits, vol. 31, p. 1584, Nov. 1996.
5. 2 3.3 V only 128 Mb multilevel NAND flash memory for mass storage applications," IEEE J. Solid-State Circuits, vol. 31, p. 1575, Nov. 1996.
6. B. Eitan, R. Kazerounian, and A. Roy, "Multilevel flash cells and their trade-offs," in IEEE IEDM Tech. Dig., 1996, p. 169.
7. K. Yoshikawa, "Impact of cell threshold voltage distribution in the array of flash memories on scaled and multilevel flash cell design," in Symp. VLSI Technol. Dig., 1996, p. 240.
8. J. Van Houdt, "Reliability issues of flash memories," in 14th Non-Volatile Semiconductor Memory Workshop, Flash Memory Tutorial, 1995.
9. M. Chi and A. Bergemont, "Multilevel flash/EPROM memories: New self-convergent programming methods for low-voltage applications," IEEE IEDM Tech. Dig., 1995, p. 271.
10. D. L. Kencke, R. Richart, S. Garg, and S. K. Banerjee, "A sixteen-level scheme for multilevel flash EEPROM's," in IEEE IEDM Tech. Dig., 1996, p. 937.
11. R. E. Shiner, J. M. Caywood, and B. L. Euzent, "Data retention in EPROM's," in Proc. IRPS, 1980, p. 238.