메뉴 건너뛰기




Volumn 3, Issue 1, 1998, Pages 21-28

I-V characteristics of co-planar metal-semiconductor-metal nanojunctions

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC CONDUCTANCE; ELECTRIC RESISTANCE; ELECTRON BEAM LITHOGRAPHY; FABRICATION; NANOTECHNOLOGY; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE STRUCTURES; SILICA; THERMAL EFFECTS; THIN FILMS;

EID: 0031635318     PISSN: 12860042     EISSN: None     Source Type: Journal    
DOI: 10.1051/epjap:1998199     Document Type: Article
Times cited : (9)

References (18)
  • 16
    • 0031122158 scopus 로고    scopus 로고
    • CMOS scaling into the nanometer regime
    • Y. Taur, et al., CMOS scaling into the nanometer regime, Proceedings of the IEEE 85, 486 (1997).
    • (1997) Proceedings of the IEEE , vol.85 , pp. 486
    • Taur, Y.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.