Low-power and low-voltage CMOS digital design

Microelectronic Engineering

Volumn 39, Issue 1-4, 1997, Pages 179-208

  Piguet, Christian ^a  

^a CSEM   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DESIGN; DIGITAL CIRCUITS; ELECTRONICS ENGINEERING; LOGIC CIRCUITS; MICROPROCESSOR CHIPS;

LOW POWER; LOW VOLTAGE;

MICROELECTRONICS;

EID: 0031331394     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9317(97)00175-5     Document Type: Article

References (70)

1. A. P. Chandrakasan, S. Sheng, R. W. Brodersen, "Low-Power CMOS Digital Design" JSSC, Vol. 27, No 4, April 1992, pp. 473-484.
2. R. F. Lyon, "Cost, Power, and Parallelism in Speech Signal Processing" IEEE 1993 CICC, Paper 15.1.1, San Diego, CA, USA
3. D. Liu, C. Svensson, "Trading Speed for Low Power by Choice of Supply and Threshold Voltages", JSSC-28, No 1, Jan. 1993, pp. 10-17.
4. V. von Kaenel et al. "Automatic Adjustment of Threshold & Supply Voltage Minimum Power Consumption in CMOS Digital Circuits" IEEE Symposium on Low Power Electronics, San Diego, Oct. 10.12, 1994, pp. 78-79.
5. E. A. Vittoz, "Low Power Design : Ways to Approach the Limits", Plenary Address ISSCC'94, February 16-18 1994, San Fransisco, USA.
6. E. A. Vittoz, "Design of Low-Voltage Low-Power IC's" Symposium on Low voltage Low power Silicon IC's, ESSDERC'93, Grenoble, Sept 13-16, 1993
7. V. von Kaenel, P. Macken, M. Degrauwe, "A Voltage Reduction Technique for Battery-Operated Systems", IEEE J. of Solid-State Circuits, Vol. 25, No 5, October 1990, pp. 1136-1140.
8. T. D. Burd, R. W. Brodersen, "Energy Efficient CMOS Microprocessor Design", Internal report, University of Berkekey, CA, 1994.
9. K. Usami, M. Horowitz, "Clustered Voltage Scaling Technique for Low-Power Design", 1995 Intl. Symposium on Low Power Design, Dana Point, CA, USA, April 23-26, 1995.
10. D. Singh et al. "Power Conscious CAD Tools and Methodologies: A Perspective", Proc. IEEE Vol. 83, No 4, April 1994, pp. 570-594.
11. P. Vanoostende et al. "Low-Power Design : Synchronous gated clock strategy", Workshop Low-Power - Low-Voltage, ESSCIRC'94, ULM, Germany, September 23, 1994.
12. C. Piguet, "Synthèse de Systèmes Logiques Asynchrones à l'aide des Propriétés des Fonctions Logiques Décroissantes" Ph. D. Thesis, No 395, Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, 1981.
13. T. K. Liu, "Synthesis Algorithms for 2-levels MOS Networks" IEEE Trans. on Comput. Vol. C-24, No 1, Jan. 1975.
14. T. Ibaraki et al., "Synthesis of Networks with a Minimum Number of Negative Gates", IEEE Trans. on Comput. Vol. C-20, No 1, Jan. 1971.
15. C.-Y. Tsui et al. "Technology Decomposition and Mapping Targeting Low Power Dissipation", 30th ACM/IEEE DAC, 1993, pp. 68-73.
16. C. Piguet, "Logic Synthesis of Race-Free Asynchronous CMOS Circuits" JSSC-26, No 3, March 1991, pp. 271-380.
17. H. Oguey, E. Vittoz, "Codymos Frequency Dividers Achieve Low Power Con-sumption and High Frequency" Electronics Letters, Aug. 1973, Vol. 9, No 17.
18. J. Yuan, C. Svensson "High Speed CMOS Circuit Technique" IEEE Journal of Solid-State Circuits, Vol. SC-24, pp. 62-70, 1989.
19. A. Chandrakasan et al. "A Low-Power Chipset for Portable Multimedia Applications", ISSCC'94, Feb. 16-18, 1994, San-Francisco, CA, pp. 82-83.
20. K. Roy, S. C. Prasad, "Circuit Activity Based Logic Synthesis for Low Power Reliable Operations" IEEE Trans. on VLSI Systems, Vol. 1, No 4, December 1993, pp. 503-513.
21. C. Piguet et al. "Low-Power Low-Voltage Digital CMOS Cell Design", Proc. PATMOS'94, Oct. 17-19, 1994 Barcelona, Spain, pp. 132-139.
22. C. Piguet, "Ultra Low-Power Digital Design", Advanced CMOS&BiCMOS IC Design'96, EPFL, Lausanne, Switzerland, August 19-23, 1996
23. C. Piguet, "Ultra Low Power Digital Design", Chapter 15 in "Low Power HF Microelectronics, A Unified Approach", G. A. S. Machado editor, IEE Circuits and Systems Series 8, London, 1996.
24. J-M. Masgonty et al. "Low-Power Design of an Embedded Microprocessor", ESSCIRC'96, Sept. 16-21, 1996, Neuchâtel, Switzerland.
25. C. Piguet et al. "Basic Design Techniques for both Low-Power and High-Speed ASIC's", EURO ASIC'92, June 2-4, 1992, Paris, pp. 220-225.
26. J-M. Masgonty et al. "Technology- and Power-Supply-Independent Cell Library" IEEE CICC'91, May 12-15, 1991, San Diego, CA, USA, Conf. 25.5
27. J-M. Masgonty et al. "Branch-Based Digital Cell Libraries" EURO-ASIC'91, 27-31 Mai 1991, Palais des Congrès, Paris.
28. Kazuo Yano et al. "A 3.8ns CMOS 16×16b Multiplier Using Complementary Pass-Transistor Logic" JSSC-25, No 2, April 1990, pp. 388.
29. M. Lowy, J. J. Thieman "Ultra-Low Power Digital CMOS Circuits Techniques", IEEE VLSI Signal Proc V, K. Yao, R. Jain, Przytula, editors, 1992, pp. 31-40.
30. C. Piguet, "Low-Power Low-Voltage Digital Design", invited talk at X SBMICRO, July 31-August 4, 1995, Gramado, Brazil.
31. T. G. Noll, E. De Man, "Pushing the Performances Limits due to Power Dissipation of Future ULSI Chips", IEEE Intl. Symp. on Circuits & Systems, ISCAS'92, San Diego, May 1992, pp. 1652-1655.
32. C. Piguet et al. "Metal-Oriented Layout Structure for CMOS Logic" JSSC Vol SC-19, No 3 June 1984, pp. 425-436.
33. M. Robert et al. "Evaluation of VLSI Layout Style Implementation for Efficiency" Proc. EURO ASIC'91, May 27-31, 1991, Paris, pp. 362-365.
34. C. Piguet et al. "Low-Power Design of a Standard Cell Library", Low-Voltage Low-Power Workshop during ESSCIRC'95, Lille, France, September 22, 1995.
35. S. Zaker, J. Zahnd, "Optimos : A Branch Level Digital Circuit Optimizer", Proc. EDA/EURO-ASIC'93, Paris, Feb. 1993.
36. C. Piguet et al. "Low-Power Embedded Microprocessor Design"", EURO-MICRO'96, Sept. 2-5, 1996, Prague
37. C. Piguet et al., "Low-Power design of 8-bit Embedded CoolRisc Microprocessor Cores", accepted for publication in JSSC 1997, July Issue.
38. D. Liu, C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips", IEEE JSSC, Vol. SC-29, No 6, 1994, pp. 663-670.
39. Ph. Duchene, "CMOS & BiCMOS Static Logic", CMOS & BiCMOS VLSI Design 94, Lausanne, Switzerland, August 22-Sept. 9, 1994.
40. C. Piguet, "Low-Power Design of Finite State Machines", PATMOS'96, September 23-227, 1996, Bologna, Italy
41. C. Mead, M. Rem, "Cost and Performance of VLSI Computing Structures" IEEE JSSC-14, April 1979, pp. 455-462.
42. A. P. Chandrakasan et al. "Minimizing Power Consumption in Digital CMOS Circuits", Pore. IEEE, Vol. 83, No 4, April 1995, pp. 498-523.
43. A. Bellouar et al. "Low-Power Digital VLSI Design, Circuits and Systems", Kluwer Academic Publishers, Boston, 1995.
44. C. Piguet, "Logic Design for Low-Power CMOS Circuits", Invited talk at TENCON'95, Hong-Kong, November 7-10, 1995, pp. 299-302.
45. T. Schneider, V. von Kaenel, C. Piguet, "Low-Voltage/Low-Power Parallelized Logic Modules", Proc. PATMOS'95, Paper S4.2, Oldenburg, Oct. 4-6, 1995, Germany, pp. 147-160.
46. C. Piguet et al. "Logic Design for Low-Voltage/Low-Power CMOS Circuits", 1995 Intl. Symposium on Low Power Design, Dana Point, CA, USA, April 23-26, 1995.
47. J.P. Hayes, "Computer Architecture and Organization" McGraw-Hill, 1978, p. 382.
48. V. Kantabutra, A. G. Andreou, "A State Assignment Approach to Asynchronous CMOS Circuit Design", IEEE Trans. on Comput., Vol. 43, No 4, April 1994, pp. 460-469.
49. D. B. Amstrong et al. "Realization of Asynchronous Sequential Circuits Without Inserted Delay Elements", IEEE Trans. on Comput., Vol. C-17, No 2, Feb. 1969, pp. 129.
50. G. Panigrahi, "The implications of Electronic Serial Memories" Computer, July 1977, pp.18-25
51. M. Lowy, "Low Power Spread Spectrum Code Generator Based on Parallel Shift Registers" 1994 IEEE Symp. on Low Power Electronics, San Diego, October 10.12, 1994, pp. 22-23.
52. R. Hossain et al. "Low-Power Design Using Double Edge Triggered Flip-Flops", IEEE Trans. on Very Large Scale Integr. Syst. Vol. 2, No 2, June 1994, pp. 261.
53. D. Mange, "Analysis and Synthesis of Logic Systems", Artech House, Norwood (MA), 1986
54. L. Benini et al. "Saving Power by Synthetizing Gated Clocks for Sequential Circuits", IEEE Design and Test of Computers, Vol. 11, No 4, pp. 32-41, 1994
55. L. Benini, G. de Micheli, "Methodologies and Tools for Low-Power Design", Proc. Low Power - Low Voltage Workshop at ESSCIRC'94, Sept. 23, 1994, Ulm, Germany.
56. L. Benini, G. de Micheli, "Automatic Synthesis of low-power gated-clock Finite State Machines", accepted for publication in IEEE Trans. on CAD, May 1996.
57. C. Rey, J. Vaucher, "Self-Synchronizing Asynchronous Sequential Machines", IEEE Trams, on Computers, December 1974, pp. 1306-1311.
58. H. Y. H. Chuang, S. Das, "Synthesis of Multiple-Input Change Asynchronous Machines Using Controlled Excitation and Flip-Flops", IEEE Trans. on Computers, Vol. C-22, No 12, December 1973, pp. 1103-1109.
59. O. Yenersoy, "Synthesis of Asynchronous Machines Using Mixed-Operation Mode", IEEE Trans. on Computers, vol. C-28, NO 4, April 1979, pp. 325-329.
60. S. M. Nowick, D. L. Bill, "Synthesis of Asynchronous Machines using a local clock", IEEE Intl. Conf. on Computer Design ICCD-1991, pp. 192-197.
61. S. H. Unger, "Asynchronous Sequential Switching Circuits", New-York: Wiley-Interscience, 1969.
62. L. A. Hollaar, "Direct Implementation of Asynchronous Control Units", IEEE Trans. Comput, Vol. C-31, No 12, December 1982, pp. 1133-1141.
63. "Low Power Design Methodologies", Edited by J. M. Rabay, M. Pedram, Kluwer Academic Publishers, 1996.
64. 2", 1994 IEEE Symp. on Low-Power Electronics, pp. 100-101, 1994.
65. H. J. M. Veendrick, "Short-Circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits", IEEE JSSC, Vol. SC-19, No 5, August 1984, pp. 468-473.
66. S. Turgis et al. "Short-Circuit Power Dissipation Calculation on CMOS Inverters Using the Equivalent Short-Circuit Capacitance Concept", Proc. PATMOS'95, Paper S5.4, Oldenburg, Oct. 4-6, 1995, Germany, pp. 213-224.
67. J. Burr, "A 200mV Self-Testing Encoder/Decoder using Stanford Ultra-Low-Power CMOS", Proc. ISSCC'94, San Francisco, CA, USA, pp. 84-85.
68. D. Liu, C. Svensson, "Impact of Supply Voltage on Power Consumption, Speed and Reliability of CMOS Circuits", Proc. PATMOS'94, October 17-19, 1994 Barcelona, Spain, pp. 116-123.
69. D. Liu, "Low-Power Digital CMOS Design", Ph. D Thesis, Linköping Studies in Science and Technology, Dissertation No 364, Linköping, Sweden, 1994.
70. Wai Lee et al. "A 1V DSP for Wireless Communication" Proc. ISSCC'97, pp. 92-93, San Francisco, 1997