-
1
-
-
0030399752
-
Monolithic integration of InAlAs/InGaAs/InP enhancement- and depletion-mode high-electron mobility transistors
-
San Francisco, CA, Dec. 8-11
-
A. Mahajan, P. Fay, M. Arafa, G. Cueva, and I. Adesida, "Monolithic integration of InAlAs/InGaAs/InP enhancement- and depletion-mode high-electron mobility transistors," in 1996 IEEE IEDM, San Francisco, CA, Dec. 8-11, 1996, pp. 51-54.
-
(1996)
1996 IEEE IEDM
, pp. 51-54
-
-
Mahajan, A.1
Fay, P.2
Arafa, M.3
Cueva, G.4
Adesida, I.5
-
2
-
-
0026908331
-
Process for enhancement/depletion-mode GaAs/InGaAs/AlGaAs pseudomorphic MODFET's using selective wet gate recessing
-
M. Tong, K. Nummila, J.-W. Seo, A. Ketterson, and I. Adesida, "Process for enhancement/depletion-mode GaAs/InGaAs/AlGaAs pseudomorphic MODFET's using selective wet gate recessing," Electron Lett., vol. 28, pp. 1633-1634, 1992.
-
(1992)
Electron Lett.
, vol.28
, pp. 1633-1634
-
-
Tong, M.1
Nummila, K.2
Seo, J.-W.3
Ketterson, A.4
Adesida, I.5
-
3
-
-
0026121809
-
Direct-coupled FET logic circuits on InP
-
M. Feuer, Y. He, S. Shunk, J.-H. Huang, T. Vang, K. Brown-Goebeler, and T.-Y. Chang, "Direct-coupled FET logic circuits on InP," IEEE Electron Device Lett., vol. 12, pp. 98-100, 1991.
-
(1991)
IEEE Electron Device Lett.
, vol.12
, pp. 98-100
-
-
Feuer, M.1
He, Y.2
Shunk, S.3
Huang, J.-H.4
Vang, T.5
Brown-Goebeler, K.6
Chang, T.-Y.7
-
4
-
-
0023367159
-
A high-speed HEMT 1.5 K gate array
-
Y. Watanabe, K. Kajii, Y. Asada, K. Odani, T. Mimura, and M. Abe, "A high-speed HEMT 1.5 K gate array," IEEE Trans. Electron Devices, vol. ED-34, pp. 1253-1258, 1987.
-
(1987)
IEEE Trans. Electron Devices
, vol.ED-34
, pp. 1253-1258
-
-
Watanabe, Y.1
Kajii, K.2
Asada, Y.3
Odani, K.4
Mimura, T.5
Abe, M.6
-
5
-
-
0026865826
-
16 × 16 bit parallel multiplier based on 6 k gate array with 0.3-μm AlGaAs/GaAs quantum well transistors
-
A. Thiede, M. Berroth, V. Hurm, U. Nowaotny, J. Seibel, W. Gotzeina, M. Sedler, B. Raynor, K. Koehler, P. Hofmann, A. Huelsmann, G. Kaufel, and J. Schneider, "16 × 16 bit parallel multiplier based on 6 k gate array with 0.3-μm AlGaAs/GaAs quantum well transistors," Electron Lett., vol. 28, pp. 1005-1007, 1992.
-
(1992)
Electron Lett.
, vol.28
, pp. 1005-1007
-
-
Thiede, A.1
Berroth, M.2
Hurm, V.3
Nowaotny, U.4
Seibel, J.5
Gotzeina, W.6
Sedler, M.7
Raynor, B.8
Koehler, K.9
Hofmann, P.10
Huelsmann, A.11
Kaufel, G.12
Schneider, J.13
-
6
-
-
0026106445
-
11.6 Gbps 1:4 demultiplexer using double pulse-doped quantum well GaAs/AlGaAs transistors
-
M. Lang, U. Nowotny, and M. Berroth, "11.6 Gbps 1:4 demultiplexer using double pulse-doped quantum well GaAs/AlGaAs transistors," Electron Lett., vol. 27, pp. 459-460, 1991.
-
(1991)
Electron Lett.
, vol.27
, pp. 459-460
-
-
Lang, M.1
Nowotny, U.2
Berroth, M.3
-
7
-
-
0026172499
-
AlGaAs/GaAs-based HEMT's, inverters, and ring oscillators with InGaAs and AlGaAs etchstop layers
-
F. Ren, S. Pearton, R. Kopf, S. Chu, S. Pei, "AlGaAs/GaAs-based HEMT's, inverters, and ring oscillators with InGaAs and AlGaAs etchstop layers," Electron. Lett., vol. 27, pp. 1175-1177, 1991.
-
(1991)
Electron. Lett.
, vol.27
, pp. 1175-1177
-
-
Ren, F.1
Pearton, S.2
Kopf, R.3
Chu, S.4
Pei, S.5
-
8
-
-
0023998709
-
A 40-ps high-electron mobility transistor 4.1 k gate array
-
K. Kajii, Y. Watanabe, M. Suzuki, I. Hanyu, M. Kosugi, K. Odani, T. Mimura, and M. Abe, "A 40-ps high-electron mobility transistor 4.1 k gate array," IEEE J. Solid-State Circuits, vol. 23, pp. 485-489, 1988.
-
(1988)
IEEE J. Solid-State Circuits
, vol.23
, pp. 485-489
-
-
Kajii, K.1
Watanabe, Y.2
Suzuki, M.3
Hanyu, I.4
Kosugi, M.5
Odani, K.6
Mimura, T.7
Abe, M.8
-
9
-
-
0030391884
-
Subfemtojoule 0.15-μm InGaP/InGaAs/GaAs pseudomorphic HEMT DCFL circuits under 1 V supply voltage
-
H. Suehiro, M. Shima, T. Shimura, and N. Hara, "Subfemtojoule 0.15-μm InGaP/InGaAs/GaAs pseudomorphic HEMT DCFL circuits under 1 V supply voltage," IEEE GaAs Symp. Tech. Dig., 1996, pp. 77-80.
-
(1996)
IEEE GaAs Symp. Tech. Dig.
, pp. 77-80
-
-
Suehiro, H.1
Shima, M.2
Shimura, T.3
Hara, N.4
-
10
-
-
0027696288
-
Frequency divider using InAlAs/InGaAs HEMT DCFL-NOR gates
-
N. Harada, S. Kuroda, Y. Watanabe, and K. Hikosaka, "Frequency divider using InAlAs/InGaAs HEMT DCFL-NOR gates," Electron. Lett., vol. 29, pp. 2100-2101, 1993.
-
(1993)
Electron. Lett.
, vol.29
, pp. 2100-2101
-
-
Harada, N.1
Kuroda, S.2
Watanabe, Y.3
Hikosaka, K.4
-
11
-
-
0026391947
-
Pt-based gate enhancement-mode InAlAs/InGaAs HEMT's for large-scale integration
-
N. Harada, S. Kuroda, T. Katakami, K. Hikosaka, T. Mimura, and M. Abe, "Pt-based gate enhancement-mode InAlAs/InGaAs HEMT's for large-scale integration," in Proc. 3rd Int. Conf. InP and Rel. Mater., 1991, pp. 377-380.
-
(1991)
Proc. 3rd Int. Conf. InP and Rel. Mater.
, pp. 377-380
-
-
Harada, N.1
Kuroda, S.2
Katakami, T.3
Hikosaka, K.4
Mimura, T.5
Abe, M.6
-
12
-
-
0030085596
-
Highperformance InP-based enhancement-mode HEMT's using nonalloyed ohmic contacts and Pt-based buried-gate technologies
-
K. Chen, T. Enoki, K. Maezawa, K. Arai, and M. Yamamoto, "Highperformance InP-based enhancement-mode HEMT's using nonalloyed ohmic contacts and Pt-based buried-gate technologies," IEEE Trans. Electron Devices, vol. 43, pp. 252-257, 1996.
-
(1996)
IEEE Trans. Electron Devices
, vol.43
, pp. 252-257
-
-
Chen, K.1
Enoki, T.2
Maezawa, K.3
Arai, K.4
Yamamoto, M.5
-
13
-
-
3242840395
-
High-performance enhancement mode high-electron mobility transistors (E-HEMT's) lattice matched to InP
-
A. Mahajan, P. Fay, C. Caneau, and I. Adesida, "High-performance enhancement mode high-electron mobility transistors (E-HEMT's) lattice matched to InP," Electron Lett., vol. 32, pp. 1037-1038, 1996.
-
(1996)
Electron Lett.
, vol.32
, pp. 1037-1038
-
-
Mahajan, A.1
Fay, P.2
Caneau, C.3
Adesida, I.4
|