Design and implementation of a low-power multiple-valued current-mode integrated circuit with current-source control

IEICE Transactions on Electronics

Volumn E80-C, Issue 7, 1997, Pages 941-946

  Hanyu, Takahiro ^a   Kazama, Satoshi ^a   Kameyam, Michitaka ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

54 bit multiplier; Differential logic circuit; Multi phase clocking; Signed digit arithmetic; Source coupled pair; Threshold detector

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENT CONTROL; TRANSISTORS;

DIFFERENTIAL LOGIC CIRCUIT (DLC); MULTIPLE VALUED CURRENT MODE (MVCM);

LOGIC CIRCUITS;

EID: 0031191574     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (10)

1. H. Sasaki, "Multimedia complex on a chip," IEEE ISSCC Dig. Tech. Pap., TA 1.1, pp. 16-19, Feb. 1996.
2. S. Malhi and P. Chatterjee, "1-V microsystems - Scaling on schedule for personal communications," IEEE Circuits and Devices, vol.10, no.2, pp.I3-17, March 1994.
3. D.P. Foty and E.J. Nowak, "MOSFET technology for low-voltage/low-power applications," IEEE Micro, vol.14, no.3, pp.68-76, June 1994.
4. K.C. Smith and P.O. Gulak, "Prospects for multiple-valued integrated circuits," IEICE Trans. Electron., vol.E76-C, no.3, pp.372-382, March 1993.
5. T. Higuchi and M. Kameyama, "Multiple-Valued Digital Processing System," Shokodo Co. Ltd., 1989.
6. M. Kameyama, S. Kawahito, and T. Higuchi, "A multiplier chip with multiple-valued bidirectional current-mode logic circuits," IEEE Computer, 21, pp.43-56, April 1988.
7. T. Hanyu, M. Kameyama, and T. Higuchi, "Prospects of multiple-valued VLSI processors," IEICE Trans. Electron., vol.E76-C, no.3, pp.383-392, March 1993.
8. T. Hanyu and M. Kameyama, "A 200 MHz pipelined multiplier using 1.5V-supply multiple-valued MOS currentmode circuits with dual-rail source-coupled logic," IEEE J. Solid-State Circuits., vol.SC-30, no.ll, pp.1239-1245, Nov. 1995.
9. H. Makino, Y. Nakase, and H. Shinohara, "An 8.8ns 54 x 54-bit multiplier using new redundant binary architecture," IEEE Proc. Int. Conf. Computer Design, pp.202205, 1993.
10. A. Avizienis, "Signed-digit number representations for fast parallel arithmetic," IRE Trans. Elect. Comput., vol.EC10, no.3, pp.389-400, Sept. 1961.