Overview of decision diagrams

IEE Proceedings: Computers and Digital Techniques

Volumn 144, Issue 3, 1997, Pages 187-193

  Drechsler, R ^a   Becker, B ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

Decision diagrams; Function representation

Indexed keywords

BOOLEAN FUNCTIONS; DATA STRUCTURES; FUNCTION EVALUATION;

DECISION DIAGRAMS (DD);

DECISION TABLES;

EID: 0031147194     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19971154     Document Type: Article

References (37)

1. BRYANT, R.E.: 'Graph - based algorithms for Boolean function manipulation', IEEE Trans., 1986, C-35, (8), pp. 677-691
2. BECKER, B., DRECHSLER, R., and THEOBALD, M.: 'OKFDDs versus OBDDs and OFDDs'. ICALP, LNCS 944, 1995, pp. 475-486
3. BECKER, B., DRECHSLER, R., and ENDERS, R.: 'On the computational power of bit-level and word-level decision diagrams'. ASP Design automation conference, 1997, pp. 461-467
4. BOLLIG, B., SAVICKY, P., and WEGENER, I.: 'On the improvement of variable orderings for OBDDs'. IFIP workshop on Logic and architecture synthesis, Grenoble, 1994, pp. 71-80
5. FUJITA, M., MATSUNAGA, Y., and KAKUDA, T.: 'On variable ordering of binary decision diagrams for the application of multi-level synthesis'. European conference on Design automation, 1991, pp. 50-54
6. RUDELL, R.: 'Dynamic variable ordering for ordered binary decision diagrams'. International conference on CAD, 1993, pp. 42-47
7. DRECHSLER, R., and BECKER, B.: 'Dynamic minimization of OKFDDs'. International conference on Computer design, 1995, pp. 602-607
8. KEBSCHULL, U., SCHUBERT, E., and ROSENSTIEL, W.: 'Multilevel logic synthesis based on functional decision diagrams'. European conference on Design automation, 1992, pp. 43-47
9. DRECHSLER, R., THEOBALD, M., and BECKER, B.: 'Fast OFDD based minimization of fixed polarity Reed-Muller expressions'. European Design automation conference, 1994, pp. 2-7
10. DRECHSLER, R., SARABI, A., THEOBALD, M., BECKER, B., and PERKOWSKI, M.A.: 'Efficient representation and manipulation of switching functions based on Ordered Kronecker Functional Decision Diagrams'. Design automation conference, 1994, pp. 415-419
11. MINATO, S.: 'Zero-suppressed BDDs for set manipulation in combinational problems'. Design automation conference, 1993, pp. 272-277
12. BRACE, K.S., RUDELL, R.L., and BRYANT, R.E.: 'Efficient implementation of a BDD packaee'. Design automation conference, 1990, pp. 40-45
13. MINATO, S., ISHIURA, N., and YAJIMA, S.: 'Shared binary decision diagrams with attributed edges for efficient boolean function manipulation'. Design automation conference, 1990, pp. 5257
14. DECKER, B., DRECHSLER, R., and WERCHNER, R.: 'On the relation between HDDs and FDDs', //;/ Comput., 1995, 123, (2), pp. 185-197
15. OCHI, H., ISHIURA, N., and YAJIMA, S.: 'Breadth-first manipulation of SBDD of boolean functions for vector processing'. Design automation conference, 1991, pp. 413-416
16. RANJAN, , SANGHAVI, J.V., BRAYTON, R.K., and SANGIOVANNI-VINCENTELL1, A.: 'High performance BDD package based on exploiting memory hierarchy'. Design automation conference, 1996, pp. 635-640
17. HÖRETH, S.: 'Compilation of optimized OBDD-algorithms'. European Design automation conference, 1996, pp. 152-157
18. HETT, A., DRECHSLER, R., and BECKER, B.: 'MORE: Alternative implementation of BDD packages by multi-operand synthesis'. European Design automation conference, 1996, pp. 164-169
19. SRINIVASAN, A., KAM, T., MALIK, S., and BRAYTON, R.E.: 'Algorithms for discrete function manipulation'. International conference on CAD, 1990, pp. 92-95
20. PERKOWSKI, M.A.: 'The generalized orthonormal expansion of functions with multiple-valued inputs and some of its application'. International symposium on Multi-valued logic, 1992, pp. 442-450
21. BECKER, B., and DRECHSLER, R.: 'Efficient graph based representation of multi-valued functions with application to genetic algorithms'. International symposium on Multi-valued logic, 1994, pp. 65-72
22. CLARKE, E., FUJITA, M., MCGEER, P., MCMILLAN, K., YANG, J., and ZHAO, X.: 'Multi terminal binary decision diagrams: An efficient data structure for matrix representation'. International workshop on Logic synlh., 1993, pp. P6a:l-15
23. BAHAR, R.I., FROHM, E.A., GAONA, CM., HACHTEL, G.D., MACH, E., PRADO, A., and SOMENZI, F.: 'Algebraic decision diagrams and their application'. International conference on CAD, 19~93, pp. 188-191
24. LAI, Y.-T., and SASTRY, S.: 'Edge-valued binary decision diagrams for multi-level hierarchical verification'. Design automation conference, 1992, pp. 608-613
25. TAFERTSHOFER, P., and PEDRAM, M.: 'Factored edge-valued binary decision diagrams (Formal Methods in System Desicn, 1997)
26. BRYANT, R.E., and CHEN, Y.-A.: 'Verification of arithmetic functions with binary moment diaarams. Technical report, CMUCS-94-160, 1994
27. BRYANT, R.E., and CHEN, Y.-A.: 'Verification of arithmetic functions with binary moment diacrams'. Design automation conference, 1995, pp. 535-541
28. DRECHSLER, R., BECKER, B., and RUPPERTZ, S.: 'K BMDs: A new data structure for verification'. European Design ami test conference, 1996, pp. 2-8
29. CLARKE, E.M., FUJITA, M., and ZHAO, X.: 'Hybrid decision diagrams - overcoming the limitations of MTBDDs and BMDs'. International conference on CAD, 1995, pp. 159-163
30. WEGENER, I.: The Complexity of Boolean Functions' (John Wiley & Sons Ltd., and E.G. Teubner, Stuttgart, 1987)
31. MEINEL, C.: 'Modified Branching Programs and their Computational Power' (Springer-Verlae, f989), vol. 370
32. BOLLIG, B., LOBBING, M., SAUERHOFF, M., and WEGENER, I.: 'Complexity theoretical aspects of OFDDs'. IFIP WG 10.5 workshop on Applications of the Reeil-Mnllcr expansion in circuit design, 1995, pp. 198-205
33. BECKER, B., and DRECHSLER, R.: 'How many decomposition types do we need?'. European Design and test conference, 1995, pp. 438-M3
34. ENDERS, R.: 'Note on the complexity of binary moment diagram representations'. IFIP WG 10.5 workshop on Applications of the Reed-Muller expansion in circuit design, 1995, pp. 191-197
35. YANG, S.: 'Logic synthesis and optimization benchmarks user guide'. Technical Report 1/95, Microelectronic Center of North Carolina, Jan. 1991
36. BRGLEZ, F., and FUJIWARA, H.: 'A neutral netlist of 10 combinational circuits and a target translator in fortran'. International symposium on Circuits and systems, special session on ATPG and fault simulation, 1985, pp. 663-698
37. BRYANT, R.E.: 'On the complexity of VLSI implementations and graph representations of Boolean functions with application to inteaer multiplication', IEEE Trans. Compul., I991, 40, pp. 205-213