K∗BMDs: A new data structure for verification

Proceedings of the 1996 European Conference on Design and Test, EDTC 1996

Volumn , Issue , 1996, Pages 2-8

  Drechsler, Rolf ^a   Becker, Bernd ^a   Ruppertz, Stefan ^b  

^a UNIVERSITY OF FREIBURG   (Germany)

^b GOETHE UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY DECISION DIAGRAMS; DATA STRUCTURES;

BIT LEVEL; DECISION DIAGRAM; FAST MULTIPLIERS; KRONECKER; MOMENT DIAGRAMS; RUNNING TIME; VERIFICATION PROBLEMS; WORD LEVEL;

COMPUTER AIDED DESIGN;

EID: 85030103959     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EDTC.1996.494118     Document Type: Conference Paper

References (23)

1. D. P. Appenzeller and A. Kuehlmann. Formal verification of a powerpc microprocessor. In Int'l Conf. on Comp. Design, pages 79-84, 1995.
2. B. Becker. An easily testable optimal-time VLSI-multiplier. Acta Informatica, Springer Verlag, 24:363-380, 1987.
3. B. Becker and R. Drechsler. How many decomposition types do we need? In European Design & Test Conf., pages 438-443, 1995.
4. B. Becker, R. Drechsler, and R. Enders. On the computational power of bit-level and word-level decision diagrams. Technical report, Albert-Ludwigs-University, Freiburg, 1995.
5. R. E. Bryant. Graph -based algorithms for Boolean function manipulation. IEEE Trans. on Comp., 8:677-691, 1986.
6. R. E. Bryant. On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication. IEEE Trans. on Comp., 40:205-213, 1991.
7. R. E. Bryant. Symbolic boolean manipulation with ordered binary decision diagrams. ACM, Comp. Surveys, 24:293-318, 1992.
8. R. E. Bryant and Y.-A. Chen. Verification of arithmetic functions with binary moment diagrams. Technical report, CMU-CS-94-160, 1994.
9. R. E. Bryant and Y.-A. Chen. Verification of arithmetic functions with binary moment diagrams. In Design Automation Conf., pages 535-541, 1995.
10. E. M. Clarke, M. Fujita, and X. Zaho. Hybrid decision diagrams -overcoming the limitations of MTBDDs and BMDs. In Int'l Conf. on CAD, pages 159-163, 1995.
11. E. M. Clarke and X. Zaho. Word level symbolic model checking -a new approach for verifying arithmetic circuits. Technical report, CMU-CS-95-161, 1995.
12. R. Drechsler and B. Becker. Dynamic minimization of OKFDDs. In Int'l Conf. on Comp. Design, pages 602-607, 1995.
13. R. Drechsler and B. Becker. Sympathy: Fast exact minimization of Fixed Polarity Reed-Muller expressions for symmetric functions. In European Design & Test Conf., pages 91-97, 1995.
14. R. Drechsler, B. Becker, and A. Jahnke. On variable ordering and decomposition type choice in OKFDDs. In IFIP International Conference on VLSI'95, pages 805-810, 1995.
15. R. Drechsler, B. Becker, and S. Ruppertz. Dynamic minimization of K∗BMDs. Technical report, Albert-Ludwigs-University, Freiburg, 1995.
16. R. Drechsler, A. Sarabi, M. Theobald, B. Becker, and M. A. Perkowski. Efficient representation and manipulation of switching functions based on Ordered Kronecker Functional Decision Diagrams. In Design Automation Conf., pages 415-419, 1994.
17. M. Fujita, H. Fujisawa, and N. Kawato. Evaluation and improvements of boolean comparison method based on binary decision diagrams. In Int'l Conf. on CAD, pages 2-5, 1988.
18. M. Fujita, Y. Matsunga, and T. Kakuda. On variable ordering of binary decision diagrams for the application of multi-level synthesis. In European Conf. on Design Automation, pages 50-54, 1991.
19. K. Hamaguchi, A. Morita, and S. Yajima. Efficient construction of binary moment diagrams for verifying arithmetic circuits. In Int'l Conf. on CAD, pages 78-82, 1995.
20. Y.-T. Lai and S. Sastry. Edge-valued binary decision diagrams for multi-level hierarchical verification. In Design Automation Conf., pages 608-613, 1992.
21. S. Malik, A.R. Wang, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. Logic verification using binary decision diagrams in a logic synthesis environment. In Int'l Conf. on CAD, pages 6-9, 1988.
22. Richard Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Int'l Conf. on CAD, pages 42-47, 1993.
23. P. Tafertshofer and M. Pedram. Factored edge-valued binary decision diagrams. to appear in Formal Methods in System Design, 1996.