A synchronous completion prediction adder (SCPA)

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E80-A, Issue 3, 1997, Pages 606-609

  Lee, Jeehan ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

Adder; CLA; Completion detection; Completion prediction

Indexed keywords

COMPUTER ARCHITECTURE; COST EFFECTIVENESS; PERFORMANCE; SIGNAL FILTERING AND PREDICTION; SYNCHRONIZATION;

CARRY LOOK AHEAD; COMPLETION DETECTION; COMPLETION PREDICTION; SYNCHRONOUS COMPLETION PREDICTION ADDER;

ADDERS;

EID: 0031096807     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (7)

1. N. Weste and K. Eshraghian, "Principles of CMOS VLSI Design," Addison-Wesley, 1985.
2. K. Suzuki, M. Yamashina, T. Nakayama, M. Izumikawa, M. Nomura, H. Igura, H. Heiuchi, J. Goto, T. Inoue, Y. Koseki, H. Abiko, K. Okabe, A. Ono, Y. Yano, and H. Yamada, "A 500MHz, 32 bit, 0.4/im CMOS RISC processor," IEEE J. Solid-State Circuit, vol.29, pp. 1464-1473, Dec. 1994.
3. O.J. Bedrij "Carry-Select Adder," IRE Trans. Electronic Computer., vol.EC-11, pp.340-346, June 1962.
4. T. Sato, M. Sakate, H. Okada, T. Sukemura, and G. Goto, "An 8.5-ns 112-b transmission gate adder with a conflictfree bypass circuits," IEEE J. Solid-State Circuit., vol.27, pp.657-659, April 1992.
5. A Guyot, B. Hochet, and J.M. Muller, "A way to build efficient carry-skip adders," IEEE Trans. Comput., vol.C-36, pp.1144-1151, Oct. 1987.
6. B.E. Briley, "Some new results on average worst case carry," IEEE Trans. Comput., vol.22, pp.459-463, May 1973.
7. A.D. Gloria and M. Olivieri, "Statistical carry lookahead adders," IEEE Trans. Comput., vol.45, pp.340-347, March 1996.