A Way to Build Efficient Carry-Skip Adders

IEEE Transactions on Computers

Volumn C-36, Issue 10, 1987, Pages 1144-1152

  Muller, Jean Michel ^b   Hochet, Bertrand ^a  

^a GRENOBLE INSTITUTE OF TECHNOLOGY   (France)

^b CNRS   (France)

Author keywords

Carry skip adders; VLSI design

Indexed keywords

EID: 0003290827     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1987.1676855     Document Type: Article

References (16)

1. E.R. Barnes and V.G. Oklobdzija, “Some optimal schemes for ALU implementation in VLSI technology,” in Proc. 7th Symp. Comput. Arithmetic.
2. A. Burks, H.H. Goldstine, and J. Von Neumann, “Preliminary discussion of the logic design of an electronic computing instrument,” Instit. Adv. Study, Princeton, NJ, 1946 (reprinted in C.G. Bell, Computer Structures: Readings and Examples. New York: McGraw-Hill, 1971).
3. J.J.F. Cavanagh, Digital Computer Arithmetic, Design and Implementation. New York: McGraw-Hill, 1984.
4. M. Cosnard, A. Guyot, B. Hochet, J.M. Muller, H. Ouaouicha, and E. Zysman, “FELIN: An elementary function cruncher,” Comput. Computing, Proc. Symp. Future Trends Computing, Grenoble, France, 1985, Masson, ed. New York: Wiley, 1986.
5. J.B. Gosling, “Review of high speed addition techniques,” Proc. IEEE, vol. 118, pp. 29–35, Jan. 1971.
6. L.A. Glasser and D.W. Dobberpuhl, The Design and Analysis of VLSI Circuits. Reading, MA: Addison-Wesley, 1985.
7. K. Hwang, Computer Arithmetic Principles, Architecture and Design. New York: Wiley, 1979.
8. M. Lehman, “A comparative study of propagation speedup circuits in binary arithmetic units,” in Information Processing. Amsterdam, The Netherlands: Elsevier-North Holland, 1963, p. 671.
9. M. Lehman and N. Burla, “Skip techniques for highspeed carry propagation in binary arithmetic units,” IRE Trans. Electron. Comput., p. 691, Dec. 1961.
10. S. Majerski, “On determination of optimal distributions of carry skips in adders,” IEEE Trans. Electron. Comput., vol. EC-16, Feb. 1967.
11. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, p. 25.
12. S. Ong and D.E. Atkins, “A comparison of ALU structures for VLSI technology,” in Proc. 6th Symp. Comput. Arithmetic, Aarhus University, Aarhus, Denmark, June 1983.
13. M. Pomper et al., “A 32 bit execution unit in an advanced NMOS technology,” IEEE J. SolidState Circuits, vol. SC-17, June 1982.
14. J.P. Schoellkopf, “Lubrick: A silicon assembler and its application to data-path design for FISCA,” in Proc. VSLI′83, G. Anceau and E.J. Aas, Eds. Amsterdam, The Netherlands: Elsevier Science, IFIP, 1983, pp. 435–445.
15. N.R. Scott, Computer Systems and Arithmetic. Englewood Cliffs, NJ: Prentice-Hall, 1985.
16. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective. Reading, MA: Addison-Wesley, 1985. 1152 ieee transactions on computers, vol. c-36, no. 10, october 1987 Bertrand Hochet was born in France in 1961. He received the Engineer degree from Ecole Nationale Supèrieure d'Electronique et de Radioélectricité de Grenoble, Grenoble, France, in 1984, and the Ph.D. degree from Institut National Polytechnique de Grenoble, Grenoble, France, in January 1987, on the architecture and design of an elementary functions processor. His main research interests are computer architecture, electronics, and VLSI design. Jean-Michel Muller was born in Grenoble, France, in 1961. He received the Engineer degree in 1983 and the Ph.D. degree in 1985, both from the Institut National Polytechnique de Grenoble, Grenoble, France. He is presently at the French Centre National de la Recherche Scientifique. His main research interests include design and analysis of hardware computation of elementary and arithmetic functions, computer arithmetic, and computer architecture.