-
1
-
-
0020114559
-
-
645-650, 1982.
-
[I] K. C. Saraswat and F. Mohammadi, "Effect of scaling of interconnectio on the time delay of VLSI circuits," IEEE Trans. Electron Dev., vol ED-29, pp. 645-650, 1982.
-
"Effect of Scaling of Interconnectio on the Time Delay of VLSI Circuits," IEEE Trans. Electron Dev., Vol ED-29, Pp.
-
-
Saraswat, I.K.C.1
Mohammadi, F.2
-
2
-
-
0022061669
-
-
903-909, 1985.
-
H. B. Bakoglu and J. D. Meindl, "Optimal interconnection circuits fo VI.ST," IEEE Trans. Electron Dev., vol. ED-32, pp. 903-909, 1985.
-
"Optimal Interconnection Circuits Fo VI.ST," IEEE Trans. Electron Dev., Vol. ED-32, Pp.
-
-
Bakoglu, H.B.1
Meindl, J.D.2
-
5
-
-
0026267422
-
-
2375-2178.
-
T. Sakurai, S. Kobayashy, and M. Noda, "Simple expressions fo interconnection delay, coupling and crosstalk in VLSI's." in Proc. IEE In:. Symp. Circuit Theory Design, ISCAS '91, Singapore, pp. 2375-2178.
-
S. Kobayashy, and M. Noda, "Simple Expressions Fo Interconnection Delay, Coupling and Crosstalk in VLSI's." in Proc. IEE In:. Symp. Circuit Theory Design, ISCAS '91, Singapore, Pp.
-
-
Sakurai, T.1
-
6
-
-
0018995672
-
"Transient response of uniformly distributed RLC transmission lines
-
27 pp. 200-207, 1980.
-
M. Cases and D. M. Quinn. "Transient response of uniformly distributed RLC transmission lines," IEEE Trans. Circuits Syst., vol. 27 pp. 200-207, 1980.
-
" IEEE Trans. Circuits Syst., Vol.
-
-
Cases, M.1
Quinn, D.M.2
-
7
-
-
0024612479
-
-
36, pp 272-276, 1989.
-
M. G. Harbour and J. M. Drake, ''Calculation of signal delay i integrated interconnections," IEEE Trans. Circuits Syst., vol. 36, pp 272-276, 1989.
-
''Calculation of Signal Delay I Integrated Interconnections," IEEE Trans. Circuits Syst., Vol.
-
-
Harbour, M.G.1
Drake, J.M.2
-
8
-
-
0020778211
-
-
1983.
-
J. Rubinstein, P. Penfield Jr., and M. A. Horowitz, "Signal delay in R tree networks," IEEE Trans. Computer-Aided Design, vol. CAD-2, pp 202-211. 1983.
-
P. Penfield Jr., and M. A. Horowitz, "Signal Delay in R Tree Networks," IEEE Trans. Computer-Aided Design, Vol. CAD-2, Pp 202-211.
-
-
Rubinstein, J.1
-
9
-
-
0023291975
-
-
205-207, 1987.
-
J. M. Zurada and T. I.in, "Equivalent dominant pole, approximation o capacitively loaded VLSI interconnection," IEEE Trans. Circuits Svst. vol. CAS-S'I, pp. 205-207, 1987.
-
"Equivalent Dominant Pole, Approximation O Capacitively Loaded VLSI Interconnection," IEEE Trans. Circuits Svst. Vol. CAS-S'I, Pp.
-
-
Zurada, J.M.1
Iin, T.2
-
10
-
-
0023104260
-
-
15, pp. 79-83," 1987
-
C. A. Marinov, "The delay time for a rcg line," Int. J. Circuit Theor Appl, vol. 15, pp. 79-83," 1987
-
"The Delay Time for a Rcg Line," Int. J. Circuit Theor Appl, Vol.
-
-
Marinov, C.A.1
-
11
-
-
0023965593
-
-
35, pp. 173-183, 1988
-
[II] C. A. Marinov and P. Neiltaaninaki, "A theory of electrical circuits with resistively coupled distributed structures. Delay time predicting," IEEE Trans. Circuit Syst., vol. 35, pp. 173-183, 1988
-
"A Theory of Electrical Circuits with Resistively Coupled Distributed Structures. Delay Time Predicting," IEEE Trans. Circuit Syst., Vol.
-
-
Marinov II, C.A.1
Neiltaaninaki, P.2
-
12
-
-
85041881199
-
-
5149-5152
-
C. A. Marinov and J. P. Santancn, "Iterative waveform relaxation bounds for general RC-circuits," in Proc. IEEE Int. Symp. Circuits Syst., ISCAS '94, London, pp. 5149-5152
-
"Iterative Waveform Relaxation Bounds for General RC-circuits," in Proc. IEEE Int. Symp. Circuits Syst., ISCAS '94, London, Pp.
-
-
Marinov, C.A.1
Santancn, J.P.2
-
15
-
-
85041869413
-
-
57, pp. 1-27, 1962
-
M. Marcus, "Basic theorems in matrix theory," Nat. R. Stand., Appl. Math. Series, vol. 57, pp. 1-27, 1962
-
"Basic Theorems in Matrix Theory," Nat. R. Stand., Appl. Math. Series, Vol.
-
-
Marcus, M.1
|