-
1
-
-
0024063916
-
-
A new process for silica coating, vol. 135, pp. 2013-2016, 1988.
-
H. Nagayama, H. Honda, and H. Kawahara, "A new process for silica coating," J. Electrochem. Soc., vol. 135, pp. 2013-2016, 1988.
-
J. Electrochem. Soc.
-
-
Nagayama, H.1
Honda, H.2
Kawahara, H.3
-
2
-
-
0026156503
-
-
Formation of silicon dioxide films in acidic solutions, vol. 48/49, pp. 405-408, 1991.
-
A. Hishinuma, T. Goda, M.Hitaoka, S. Hayashi, and H. Kawahara, "Formation of silicon dioxide films in acidic solutions," Appl. Surf. Sci., vol. 48/49, pp. 405-408, 1991.
-
Appl. Surf. Sci.
-
-
Hishinuma, A.1
Goda, T.2
Hitaoka, M.3
Hayashi, S.4
Kawahara, H.5
-
3
-
-
33746976446
-
-
The characteristics of Si MOS diode using the SiU2 films prepared by the liquid phase deposition, 1992 1992, pp. 22-25.
-
S. Yoshitomi, S. Tomioka, and N. Haneji, "The characteristics of Si MOS diode using the SiU2 films prepared by the liquid phase deposition," 1992 Int. Electron Devices and Materials Symp., Taipei, Taiwan, R.O.C., 1992, pp. 22-25.
-
Int. Electron Devices and Materials Symp., Taipei, Taiwan, R.O.C.
-
-
Yoshitomi, S.1
Tomioka, S.2
Haneji, N.3
-
4
-
-
0027649954
-
-
A 7-mask CMOS process with selective oxide deposition, vol. 40, pp. 1455 1460, 1993.
-
T. Horiuchi, K. Kanba, T. Homma, Y. Murao, and K. Okumura, "A 7-mask CMOS process with selective oxide deposition," IEEE Trans. Electron Devices, vol. 40, pp. 1455 1460, 1993.
-
IEEE Trans. Electron Devices
-
-
Horiuchi, T.1
Kanba, K.2
Homma, T.3
Murao, Y.4
Okumura, K.5
-
5
-
-
0027642195
-
-
Novel technique for SiC>2 formed by liquid-phase deposition for low-temperature processed polysilicon TFT, vol. 14, pp. 403-405, 1993.
-
C. F. Yeh, S. S. Lin, C. L. Chen, and Y. C. Yang, "Novel technique for SiC>2 formed by liquid-phase deposition for low-temperature processed polysilicon TFT," IEEE Electron Device Lett, vol. 14, pp. 403-405, 1993.
-
IEEE Electron Device Lett
-
-
Yeh, C.F.1
Lin, S.S.2
Chen, C.L.3
Yang, Y.C.4
-
6
-
-
0027640654
-
-
A selective SiOz film-formation technology using liquid-phase deposition for fully pa-narized multilevel interconnections, vol. 140, pp. 2410-2414, 1993.
-
T. Homma, T. Katoh, Y. Yamada, and Y. Murao, "A selective SiOz film-formation technology using liquid-phase deposition for fully p]a-narized multilevel interconnections," J. Electrochem. Soc., vol. 140, pp. 2410-2414, 1993.
-
J. Electrochem. Soc.
-
-
Homma, T.1
Katoh, T.2
Yamada, Y.3
Murao, Y.4
-
7
-
-
36449002871
-
-
Improved process for liquid phase deposition of silicon dioxide, vol. 64, pp. 1971-1973, 1994.
-
J. S. Chou and S. C. Lee, "Improved process for liquid phase deposition of silicon dioxide," Appl. Phys. Lett, vol. 64, pp. 1971-1973, 1994.
-
Appl. Phys. Lett
-
-
Chou, J.S.1
Lee, S.C.2
-
8
-
-
0028547403
-
-
The initial growth mechanism of silicon oxide by liquid phase deposition, vol. 141, pp. 3214-3219, 1994.
-
J. S. Chou and S. C. Lee, "The initial growth mechanism of silicon oxide by liquid phase deposition," J. Electrochem. Soc., vol. 141, pp. 3214-3219, 1994.
-
J. Electrochem. Soc.
-
-
Chou, J.S.1
Lee, S.C.2
-
9
-
-
3343018434
-
-
Enhanced phosphorus diffusion during the glow discharge deposition of n-type amorphous silicon hydrogen alloy, vol. 63, pp. 3060-3062, 1993.
-
J. S. Chou, I. H. Wei, and S. C. Lee, "Enhanced phosphorus diffusion during the glow discharge deposition of n-type amorphous silicon hydrogen alloy," Appl. Phys. Lett., vol. 63, pp. 3060-3062, 1993.
-
Appl. Phys. Lett.
-
-
Chou, J.S.1
Wei, I.H.2
Lee, S.C.3
-
10
-
-
0014538642
-
-
Characteristics of fast surface states associated with SiO2 -Si and SisN-SiC-Si structures, vol. 116, pp. 997-1005, 1969.
-
B. E. Deal, E. L. MacKenna, and P. L. Castro, "Characteristics of fast surface states associated with SiO2 -Si and SisN-SiC-Si structures," J. Electrochem. Sue., vol. 116, pp. 997-1005, 1969.
-
J. Electrochem. Sue.
-
-
Deal, B.E.1
MacKenna, E.L.2
Castro, P.L.3
-
11
-
-
0042567516
-
-
Direct observation of a thin reacted layer buried at Al/Si02 inlerface, J. vol. 77, pp. 3554-3556, 1995.
-
Y. Miura and L. Hirose, "Direct observation of a thin reacted layer buried at Al/Si02 inlerface," J. Appl. Phys., vol. 77, pp. 3554-3556, 1995.
-
Appl. Phys.
-
-
Miura, Y.1
Hirose, L.2
-
12
-
-
0043218363
-
-
Amorphous-silicon thin-film metaloxide-semiconductor transistors, vol. 36, pp. 754-755, 1980.
-
H. Hayama and M. Matsumura. "Amorphous-silicon thin-film metaloxide-semiconductor transistors," Appl. Phys. Lett., vol. 36, pp. 754-755, 1980.
-
Appl. Phys. Lett.
-
-
Hayama, H.1
Matsumura, M.2
-
13
-
-
0020155323
-
-
A self-alignment process for amorphous silicon thin-film transistor, vol. 3, pp. 187-189, 1982.
-
T. Kodama, N. Takagi, S. Kawai, Y. Nasu, S. Yanagisawa, and K. Asama, "A self-alignment process for amorphous silicon thin-film transistor," IEEE Electron Device Lett., vol. 3, pp. 187-189, 1982.
-
IEEE Electron Device Lett.
-
-
Kodama, T.1
Takagi, N.2
Kawai, S.3
Nasu, Y.4
Yanagisawa, S.5
Asama, K.6
-
14
-
-
36549092941
-
-
Time and temperature dependence of instability mechanisms in amorphous silicon thin-film transistors, vol. 54, pp. 1323-1325, 1989.
-
M. J. Powell. C. van Brekel, and J. R. Hughes, "Time and temperature dependence of instability mechanisms in amorphous silicon thin-film transistors," AppL Phys. llt., vol. 54, pp. 1323-1325, 1989.
-
AppL Phys. Llt.
-
-
Powell, M.J.1
Van Brekel, C.2
Hughes, J.R.3
|