A 2. 6-ns 64-b fast and small CMOS adder

IEICE Transactions on Electronics

Volumn E79-C, Issue 4, 1996, Pages 530-536

  Morinaka, Hiroyuki ^a   Makino, Hiroshi ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

Addition; Binary look ahead adder; Carry look ahead adder; Carry select; CMOS; Modified carry select; VLSI

Indexed keywords

CARRY LOGIC; CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; VLSI CIRCUITS;

BINARY LOOK AHEAD ADDERS; CARRY LOOK AHEAD ADDERS; CARRY SELECT ADDERS;

ADDERS;

EID: 0030124812     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (10)

1. R. P. Brent and H. T. Kung, "A regular layout for parallel adders," IEEE Trans. Computers, vol. C-31, no. 3, pp. 260 -264, March 1982.
2. J. L. Hennessy and D. A. Patterson, "Computer architecture a quantitative approach," Morgan Kaufmann Publishers Inc. pp. A31-A39.
3. N. H. E. Weste and K. Eshraghian, "Principles of CMOS VLSI Design," Addison-Wesley Publishing Company, 1993.
4. V. G. Oklobdzjia and E. R. Barnes, "Some optimal schemes for ALU implementation in VLSI technology," Proc. of 7th Symposium on Computer Arithmetic, pp. 2-8, 1985.
5. A. Tyagi, "A reduced area scheme for carry-select adders (preliminary version)," IEEE ICCD Proc. , pp. 255-258, 1990.
6. A. Tyagi, "A reduced area scheme for carry-select adders," IEEE Trans. Computers, vol. 42, no. 10, pp. 1163-1170, Oct. 1993.
7. K. Suzuki, M. Yamashita, J. Goto, T. Inoue, Y. Koseki et al, "A 2. 4-ns, 16-b, 0. 5-μm CMOS arithmetic logic unit for microprogrammable video signal processor LSIs," CICC Proc. , pp. 12. 4. 1-12. 4. 4, 1993.
8. I. S. Hwang and A. L. Fisher, "A 3. 1 ns 32 b CMOS adder in multiple output domino logic," ISSCC Digest of Technical Papers, pp. 140-141, Feb. 1988.
9. M. Suzuki, N. Ohkubo, T. Yamanaka, A. Shimizu, and K. Sasaki, "A 1. 5ns 32 b CMOS ALU in double passtransistor logic," ISSCC Digest of Technical Papers, pp. 90-91, Feb. 1993.
10. A. Inoue, Y. Kawabeet al, "A 0. 4 μm 1. 4 ns 32 b dynamic adder using non-precharge multiplexers and reduced precharge voltage technique," Symposium on VLSI Circuit, pp. 9-10, 1995.