메뉴 건너뛰기




Volumn , Issue , 1985, Pages 2-8

Some optimal schemes for ALU implementation in VLSI technology

Author keywords

[No Author keywords available]

Indexed keywords

VLSI CIRCUITS;

EID: 85065824578     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ARITH.1985.6158969     Document Type: Conference Paper
Times cited : (44)

References (9)
  • 1
    • 24944572091 scopus 로고
    • Parallel addition in digital computers: A new fast "carry" circuit
    • September
    • T. Kilburn, D.B.G. Edwards and D. Aspinall, Parallel Addition in Digital Computers: A New Fast "Carry" Circuit, Proc. IEE, Vol. 106, Pt. B. P. 464, September 1959.
    • (1959) Proc. IEE , vol.106 , pp. 464
    • Kilburn, T.1    Edwards, D.B.G.2    Aspinall, D.3
  • 3
    • 84937351672 scopus 로고
    • Skip techniques for high-speed carry-propagation in binary arithmetic units
    • December
    • M. Lehman and N. Burla, Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units, IRE Transactions on Electronic Computers, December 1961, p. 691.
    • (1961) IRE Transactions on Electronic Computers , pp. 691
    • Lehman, M.1    Burla, N.2
  • 4
    • 84988613010 scopus 로고
    • Transistor logic using current switching and routing techniques and its application to a fast "carry" propagation adder
    • September
    • L.P. Morgan and D.B. Jarvis, Transistor Logic Using Current Switching and Routing Techniques and its Application to a Fast "Carry" Propagation Adder, Proc. IEE, pt. B, Vol. 106, p. 467, September 1969.
    • (1969) Proc. IEE, Pt. B , vol.106 , pp. 467
    • Morgan, L.P.1    Jarvis, D.B.2
  • 6
    • 0020877019 scopus 로고
    • A comparison of ALU structures for VLSI technology
    • June 20-22, Aarhus University, Aarhus, Denmark
    • S. Ong and D.E. Atkins, A Comparison of ALU Structures for VLSI Technology, Proc. of the 6th Symposium on Computer Arithmetic, June 20-22, 1983, Aarhus University, Aarhus, Denmark.
    • (1983) Proc. of the 6th Symposium on Computer Arithmetic
    • Ong, S.1    Atkins, D.E.2
  • 7
    • 84915246376 scopus 로고
    • Automatically generated area., power, and delay optimized ALUs
    • February 23-24, New York
    • Robert K. Montoye, P.W. Cook, Automatically Generated Area., Power, and Delay Optimized ALUs, IEEE ISSCC Digest of Technical Papers, February 23-24, 1983, New York.
    • (1983) IEEE ISSCC Digest of Technical Papers
    • Montoye, R.K.1    Cook, P.W.2
  • 9
    • 0040763990 scopus 로고
    • Izdatelstvo Nauka, Fiziko-Matematicheskoi Literaturi, Moskva
    • V.F. Demyanov, V.N. Malozemov, Vvedenie v Minimaks, Izdatelstvo Nauka, Fiziko-Matematicheskoi Literaturi, Moskva 1972.
    • (1972) Vvedenie v Minimaks
    • Demyanov, V.F.1    Malozemov, V.N.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.