Silicon Bipolar Device Structures for Digital Applications: Technology Trends and Future Directions

IEEE Transactions on Electron Devices

Volumn 42, Issue 3, 1995, Pages 377-389

  Warnock, James D ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTING SILICON; SEMICONDUCTING SILICON COMPOUNDS; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DEVICE STRUCTURES; SILICON ON INSULATOR TECHNOLOGY; TECHNOLOGICAL FORECASTING;

DOUBLE POLY STRUCTURES; DOUBLE POLYSILICON BIPOLAR DEVICE STRUCTURES;

BIPOLAR SEMICONDUCTOR DEVICES;

EID: 0029276716     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.368033     Document Type: Article

References (147)

1. H. Nakashiba, I. Ishida, K. Aomura, and T. Nakamura, “An advanced PSA technology for high-speed bipolar LSI,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1390–1394, 1980.
2. D. P. Tang, P. M. Solomon, T. H. Ning, R. D. Isaac, and R. E. Burger, “1.25 µm deep-groove-isolated self-aligned bipolar circuits,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 925–931, 1982.
3. T. Chen, J. Cressler, K. Toh. J. Warnock, P. Lu, K. Jenkins, S. Basavaiah, M. Manny, H. Ng, D. Tang, G. Li, C. Chuang, M. Polcari, M. Ketchen, and T. Ning, “A Submicron high performance bipolar technology,” in 1989 Symp. VLSI Technol. Tech. Dig., pp. 87–88, 1989.
4. J. Cressler, J. Warnock, P. Coane, K. Chiong, M. Rothwell, K. Jenkins, J. Burghartz, E. Petrillo, N. Mazzeo, A Megdanis, F. Hohn, M. Thomson, J. Sun, and J. Stork, “A scaled 0.25 µm bipolar technology using full E-beam lithography,” IEEE Electron Device Lett., vol. 13, pp. 262–264, 1992.
5. T. Shiba, Y. Tamaki, T. Kure, T. Kobayashi, and T. Nakamura, “A 0.5 µm very-high-speed silicon bipolar devices technology-U-groove-isolated SICOS,” IEEE Trans. Electron Devices, vol. 38, pp. 2505–2511, 1991.
6. F. Sato, T. Hashimoto, T. Tatsumi, H. Kitahata, and T. Tashiro, “Sub-20 psec ECL circuits with 50 GHz f max self-aligned SiGe HBT's,” in 1992 Int. Electron Devices Meeting Tech. Dig., pp. 397–399, 1992.
7. C. Yamaguchi, Y. Kobayashi, M. Miyake, K. Ishii, and H. Ichino, “0.5 µm bipolar technology using a new base formation method: SST1C,” in 1993 Bipolar Circuits Technol. Meeting Tech. Dig., pp. 63–66, 1993.
8. S. Nakamura, T. Toyofuku, M. Sueda, K. Hasegawa, I. Kato, and T. Takada, “Bipolar technology for a 0.5-micron-wide base transistor with an ECL gate delay of 21.5 picoseconds,” in 1992 Int. Electron Devices. Meeting Tech. Dig., pp. 445–448, 1992.
9. M. Kerber, E. Bertagnolli, R. Mahnkopf, J. Popp, A. Felder, H. M. Rein, A. Weisgerber, and H. Klose, “A high performance BiCMOS process featuring 40 GHz/21 ps,” in 1992 Int. Electron Devices Meeting Tech. Dig., pp. 449–452, 1992.
10. V. de la Torre, J. Foerstner, B. Lojek, K. Sakamoto, S. L. Sundaram, N. Tracht, B. Vasquez, and P. Zdebel, “MOSAIC V—A very high performance bipolar technology,” in 1991 Bipolar Circuits Technol. Meeting Tech. Dig., pp. 21–24, 1991.
11. T. Yamaguchi, S. Uppili, J. Lee, G. Kawamoto, T. Dosluoglo, and S. Simpkins, “Process and device characterization for a 30-GHz fT submicrometer double poly-si bipolar technology using BF2-implanted base with rapid thermal process,” IEEE Trans. Electron Devices, vol. 40, pp. 1484–1495, 1993.
12. S. Duncan, M. C. Wilson, P. C. Hunt, and D. J. Bazley, “A 1 µm trench high speed bipolar transistor,” in 1988 Symp. VLSI Technol. Tech. Dig., pp. 87–88, 1988.
13. T. Gomi, H. Miwa, H. Sasaki, H. Yamamoto, M. Nakamura, and A. Kayanuma, “A sub-30 psec S i bipolar LSI technology,” i n 1988 Int. Electron Devices Meeting Tech. Dig., pp. 744–747, 1988.
14. P. M. Solomon and D. D. Tang, “Bipolar circuit scaling,” in 1979 ISSCC Dig. Tech. Papers, pp. 86–87, 1979.
15. V. J. Silvestri, K. Nummy, P. Ronsheim, R. Bendernagel, D. Kerr, V. T. Phan, J. O. Borland, and J. Hann, “ULSI quality silicon epitaxial growth at 850°C,” J. Electrochem. Soc., vol. 137, pp. 2323-2327, 1990.
16. T. Y. Chiu, K. F. Lee, M. Y. Lau, S. N. Finegan, M. D. Morris, and A. M. Voshchenko, “Lateral autodoping suppression by selective epitaxy capping and its application in high speed BiCMOS,” in Extended Abstracts 20th Conf. Solid-State Devices and Materials, p. 45, 1988.
17. F. Mieno and Y. Furumura, “Low-temperature epitaxy using Si2H6,” J. Electron. Materials, vol. 19, pp. 1095–1100, 1990.
18. M. El-Diwany J. Borland, J. Chen, S. Hu, P. V. Vijnen, C. Vorst, V. Akylas, M. Brassington, and R. Razouk, “An advanced BiCMOS process utilizing ultra-thin silicon epitaxy over arsenic buried layers,” in 1989 Int. Electron Devices Meeting Tech. Dig., pp. 245–248, 1989.
19. U. S. Davidson and F. Lee, “Dielectric isolated integrated circuit substrate processes,” Proc. IEEE, vol. 57, pp. 1532–1537, 1969.
20. J. A. Bondur and H. B. Pogge, “Method of forming isolated regions of silicon using reactive ion etching,” U.S. Patent \#4104086, 1978.
21. H. B. Pogge, “Dielectric groove isolation,” in 1979 Electrochem. Soc. Meeting, Abstract 417 RNP, 1979.
22. H. Goto, T. Takada, R. Aabe, Y. Kawabe, K. Oami, and M. Tanaka, “An isolation technology for high performance bipolar memories—I0P-II in 1982 Int. Electron Device Meeting Tech. Dig., pp. 58–61, 1982.
23. A. Hayasaka, Y. Tamaki, M. Kawamura, K. Oguie, and S. Ohwaki, “U-groove isolation technique for high speed bipolar VLSI's,” in 1982 Int. Electron Device Meeting Tech. Dig., pp. 62–65, 1982.
24. T. M. Liu, G. M. Chin, D. Y. Jeon, M. D. Morris, V. D. Archer, H. H. Kim, M. Cerullo, K. F. Lee, J. M. Sung, K. Lau, T. Y. Chiu, A. M. Voshchenkov, and R. G. Swartz, “A half-micron super self-aligned BiCMOS technology for high speed applications,” in 1992 Int. Electron Devices Meeting Tech. Dig., pp. 23–26, 1992.
25. P. F. Lu and C. T. Chuang, “On the scaling property of trench isolation capacitance for advanced high-performance ECL circuits,” IEEE Trans. Electron Devices, vol. 37, pp. 2270–2274, 1990.
26. H. Nishizawa, S. Azuma, T. Yoshitake, K. Yamada, I. Ikeda, H. Masuda, and A. Anzai, “A fully SiO2-isolated self-aligned SOI-bipolar transistor for VLSI's,” in IEEE 1991 Bipolar Circuits and Technol. Meeting, pp. 53–58. 1991.
27. J. Burghartz, J. D. Cressler, J. Warnock, R. C. McIntosh, K. A. Jenkins, J. Y.-C. Sun, J. H. Comfort, J. M. C. Stork, C. L. Stanis, W. Lee, and D. D. Danner, “Partial-SOI isolation structure for reduced bipolar transistor parasitics,” IEEE Electron Device Lett., vol. 13, pp. 424–426, 1992.
28. Y. Arimoto, H. Horie, N. Higaki, M. Kojima, F. Sugimoto, and T. Ito, “Advanced metal oxide semiconductor and bipolar devices on bonded silicon-on-insulators,” J. Electrochem Soc., pp. 1138–1143, 1993.
29. E. Bertagnolli, H. Klose, R. Mahnkopf, A. Felder, M. Kerber, M. Stolz, G. Schutte, H.-M. Rein, and R. Kopl, “An SOI-based high performance self-aligned bipolar technology featuring 20 ps gate-delay and a 8.6 fJ power-delay product,” in 1993 Symp. VLSI Technol. Dig. Tech. Papers, pp. 63–64, 1993.
30. P. R. Ganci, J.-J. J. Hajjar, T. Clark, P. Humphries, J. Lapham, and D. Buss, “Self-heating in high-performance bipolar transistors fabricated on SOI substrates,” in 1992 Int. Electron Devices Meeting Tech. Dig., pp. 417–420, 1992.
31. S. M. Hu, “Stress from isolation trenches in silicon substrates,” J. Appl. Phys., vol. 67, pp. 1092–1101, 1990.
32. F. Yang, D. Fuoss, E. Lane, and T. Archer, “Characterization of collector-emitter leakage in self-aligned double-poly bipolar junction transistors,” J. Electrochem. Soc., vol. 140, pp. 3033–3037, 1993.
33. E. Bertagnolli, K. Ehinger, H. Klose, J. Weng, and D. Hartwig, “Modular deep trench isolation scheme for 38 GHz self-aligned double polysilicon bipolar devices,” in 1991 Bipolar Circuits and Technol. Meeting Tech. Dig., pp. 25–28, 1991.
34. T. Hiramoto, N. Tamba, M. Yoshida, T. Hashimoto, T. Fujiwara, K. Watanabe, M. Odaka, M. Usami, and T. Ikeda, “A 27 GHz double polysilicon bipolar technology on bonded SOl with embedded 58 µm2 CMOS memory cells for ECL CMOS SRAM applications,” in 1992 Int. Electron Device Meeting Tech. Dig. pp. 39–42 1992.
35. B. Davari, C. W. Koburger, R. Schulz, J. D. Warnock, T. Furukawa, M. Jost, Y. Taur, W. G. Schwittek, J. K. Debrosse, M. L. Kerbaugh, and J. L. Mauer, “A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP),“ in 1989 Int. Electron Devices Meeting Tech. Dig., pp. 61–64, 1989.
36. T. C. Chen, D. D. Tang, C. T. Chuang, J. D. Cressler, J. Warnock, G. P. Li P. E. Biolsi, D. A. Danner, M. R. Polcari, and T. H. Ning, “A sub-50 ps single poly planar bipolar technology,” in 1988 Int. Electron Devices Meeting Tech. Dig., pp. 740–743, 1988.
37. J. Warnock, J. D. Cressler, K. A. Jenkins, C. Stanis, J. Y. C. Sun, D. D. Tang, E. Petrillo, and C. K. Hu, “High-performance bipolar technology for improved ECL power delay,” IEEE Electron Device Lett., vol. 12, pp. 315–317, 1991.
38. P. Lu, J. Warnock, J. Cressler, K. Jenkins, and K. Toh, “The design and optimization of high-performance double-poly self-aligned p-n-p technology,” IEEE Trans. Electron Devices, vol. Ed-38, pp. 1410–1418, 1991
39. D. Harame, E. Crabbé J. Cressler, J. Comfort, J. Sun, S. Stiffler, E. Kobeda, J. Burghartz, M. Gilbert, J. Malinowski, A. Dally, S. Ratanaphanyarat, M. Saccamango, W. Rausch, J. Cotte, C. Chu, and J. Stork, “A high performance epitaxial Si-Ge-base ECL BiCMOS technology,” in 1992 Int. Electron Device Meeting Tech. Dig., pp. 19–22, 1992.
40. H. N. Ghosh, K. G. Ashar, A. S. Oberai, and D. DeWitt, “Design and development of an ultralow capacitance, high-performance pedestal transistor,” IBM J. Res. Develop., vol. 15, pp. 436–441, 1971.
41. S. Konaka, E. Yamamoto, K. Sakuma, Y. Amemiya, and T. Sakai, “A 20-ps Si bipolar IC using advanced super self-aligned process technology with collector ion implantation,” IEEE Trans. Electron Devices, vol. 36, pp. 1370–1375, 1989.
42. T. Shiba, Y. Tamaki, T. Onai, M. Saitoh, T. Kure, F. Murai, and T. Nakamura, “SPOTEC—A sub-10-µm2 bipolar transistor structure using fully self-aligned sidewall polycide base technology,” in 1991 Int. Electron Devices Meeting Tech. Dig., pp. 445–458, 1991.
43. J. Parks and R. Jaccodine, “Plasma etching of tungsten polycide structures using NF3-mixed halocarbon etchants,” J. Electrochem. Soc., vol. 138, pp. 2736–2741, 1991.
44. P. F. Lu, G. P. Li, and D. D. Tang, “Lateral encroachment of extrinsic base dopant in submicron bipolar transistors,” IEEE Electron Device Lett., vol. 8, pp. 496–498, 1987.
45. G. P. Li, C. T. Chuang, T. C. Chen, and T. H. Ning, “On the narrow emitter effect of advanced shallow-profile bipolar transistors,” IEEE Trans. Electron Devices, vol. 35, pp. 1942–1950, 1987.
46. M. Miura-Mattausch, J. Rustig, and R. Kircher, “Dependence of current gain ß on spacer geometry and emitter size in polysilicon self-aligned bipolar transistors,” Solid-State Electron., vol. 33, pp. 325–331, 1990.
47. M. Sugiyama, H. Takemura, C. Ogawa, T. Tashiro, T. Morikawa, and M. Nakamae, “A 40 GHz fT bipolar transistor LSI technology,” in 1989 Int. Electron Devices Meeting Tech. Dig., pp. 221-224, 1989.
48. J. D. Hayden, J. D. Burnett, J. R. Pfiester, and M. P. Woo, “An ultra-shallow link base for a double polysilicon bipolar transistor,” in 1992 Bipolar Circuits and Technol. Meeting Tech. Dig., pp. 96–99, 1992.
49. K. Inou, M. Kondo, N. Itoh, Y. Tsuboi, C. Yoshino, T. Iinuma, H. Nakajima, Y. Katsumata, and H. Iwai, “Analysis of process margins for emitter-base self-alignment structures through a combination of simulation and experiment,” in 1992 Bipolar Circuits and Technol. Meeting Tech. Dig., pp. 113–116, 1992.
50. H. Goto, Y. Nagase, T. Takada, A. Tahara, and Y. Momma, “Analysis of highly doped collector transistors by using two-dimensional process/device simulation,” IEEE Trans. Electron Devices, vol. 38, pp. 1840–1844, 1991.
51. T. H. Ning, D. D. Tang, and P. M. Solomon, “Scaling properties of bipolar devices,” 1980 Int. Electron Devices Meeting Tech. Dig., pp. 61–64, 1980.
52. P.-F. Lu and T.-C. Chen, “Collector-base junction avalanche effects in advanced double-poly self-aligned transistors,” IEEE Trans. Electron Devices, vol. 36, pp. 1182–1188, 1989.
53. D. D. Tang and P.-F. Lu, “A reduced-field design concept for highperformance bipolar transistors,” IEEE Electron Device Lett., vol. 10, pp. 67–69, 1989.
54. A. E. Michel, W. Rausch, P. A. Ronsheim, and R. H. Kastl, “Rapid thermal annealing and the anomalous diffusion of implanted boron into silicon,” Appl. Phys. Lett., vol. 50, pp. 416–418, 1987.
55. J. Warnock, J. D. Cressler, K. A. Jenkins, T. C. Chen, J. Y. C. Sun, and D. D. Tang, “50 GHz self-aligned silicon bipolar transistors with ion implanted profiles,” IEEE Electron Device Lett., vol. 11 pp. 475–477, 1990.
56. P. J. van Wijnen and R. D. Gardner, “A new approach to optimizing the base profile for high-speed bipolar transistors,” IEEE Electron Device Lett., vol. 18, pp. 149–152, 1990.
57. K. Suzuki, “Optimum base doping profile for minimum base transit time,” IEEE Trans. Electron Devices, vol. 38, pp. 2128–2133, 1991.
58. M. Nanba, T. Kobayashi, T. Uchino, T. Nakamura, M. Kondo, Y. Tamaki, S. Iijima, T. Kure, and M. Tanabe, “A 64 GHz Si bipolar transistor using in-situ phosphorus doped polysilicon emitter technology,” i n1991 Int. Electron Devices Meeting Tech. Dig., pp. 443–446, 1991.
59. J. Warnock, G. G. Shahidi, B. Davari, B. Wu, Y. Taur, C. Wong, K. Jenkins, and C.-L. Chen, “BiCMOS technology with 60-GHz npn bipolar and 0.25 µm CMOS,” IEEE Electron Device Lett., vol. 13, pp. 578–580, 1992.
60. K. H. Weiner and T. W. Sigmon, “Emitter and base fabrication in advanced bipolar transistors using gas immersion laser doping,” in 1988 Bipolar Circuits and Technol. Meeting Tech. Dig., pp. 37–40, 1988.
61. T. Uchino, T. Shiba, T. Kikuchi, Y. Tamaki, A. Watanabe, Y. Kiyota, and M. Honda, “A 15-ps ECL/74 GHz fT Si bipolar technology,” 1993 Int. Electron Device Meeting Tech. Dig., pp. 67–70, 1993.
62. H. K. Park, K. Boyer, C. Clawson, G. Eiden, A. Tang, T. Yamaguchi, and J. Sachitano, “High-speed polysilicon emitter-base bipolar transistor,” IEEE Electron Device Lett., vol. 12, pp. 658–660, 1986.
63. K. Kikuchi, S. Kameyama, M. Kajiyama, M. Nishio, and T. Komeda, “A high-speed bipolar LSI process using self-aligned double diffusion polysilicon technology,” in 1986 Int. Electron Devices Meeting Tech. Dig, pp. 420–422, 1986.
64. B. van Schravendijk, J. L. de Jong, J. G. de Groot, and P. Maillot, ‘Thin base formation by double diffused polysilicon technology,” in 1988 Bipolar Circuits Technol. Mtg. Tech. Dig., pp 132–135. 1988.
65. M. Biebl, M. Bianco, K. Ehinger, H. v. Philipsborn and H. Klose, “Ultrashallow emitter-base profiles by double diffusion,” Microelectron. Eng. vol. 19, pp. 347–350, 1992.
66. J. Stork, G. Patton, E. Crabbe, D. Harame, B. Meyerson, S. Iyer, and E. Ganin, “Design issues for SiGe heterojunction bipolar transistors,” in 1989 Bipolar Circuits and Technol. Meeting Tech. Dig., pp. 57-64 1989.
67. U. Patton, J. Stork, J. Comfort, E. Crabbe, B. Meyerson, D. Harame, and J. Y. C. Sun, “SiGe-base heterojunction bipolar transistors: physics and design issues,” in 1990 Int. Electron Devices Meeting Tech. Dig., pp. 13–16, 1990.
68. M. Arienzo, J. Comfort, E. Crabbe, D. Harame, S. Iyer, V. Kesan, B. Meyerson, G. Patton, J. Stork, and J. Sun, “SiGe heterojunctions: devices and applications,” Microelectron. Eng., vol. 19. pp. 519–527. 1992.
69. G. L. Zhou and H. Morkoc, “SiGe heterostructures and devices,” Thin Solid Films, vol. 231, pp. 125–142. 1993.
70. G. Patton, J. Comfort, B. Meyerson, E. Crabbe, G. Scilla, E. de Fresart, J. Stork, J. Sun, D. Harame, and J. Burghartz, “75-GHz fT SiGe-Base heterojunction bipolar transistors,” IEEE Electron Device Lett., vol. 11, pp. 171–173, 1990.
71. E. Crabbé B. Meyerson, J. Stork, and D. Harame, “Vertical profile optimization of very high frequency epitaxial Si- and SiGe-base bipolar transistors,” in 1993 Int. Electron Device Meeting Tech. Dig., pp. 83–86, 1993.
72. D. Harame, J. M. C. Stork, B. S. Meyerson, K. Y.-J. Hsu, J. Cotte, K. A. Jenkins, J. D. Cressler, P. Restle, E. F. Crabbé S. Subbanna, T. E. Tice B. W. Scharf, and J. A. Yasaitis, “Optimization of SiGe HBT technology for high speed analog and mixed-signal applications,” in 19931nt. Electron Device Meeting Tech. Dig., pp. 71–74. 1993.
73. E. Kasper, A. Gruhle, and H. Kibbel, “High speed SiGe-HBT with very low base sheet resistivity,” in 1993 Int. Electron Device Meeting Tech. Dig., pp. 79–81, 1993.
74. Z. Matutinovic-Krstelj, V. Venkataraman, E. J. Prinz, J. C. Sturm, and C. W. Magee, “Comprehensive study of lateral and vertical current transport in Si/Si1-xGex/Si HBT's,” in 1993 Int. Electron Device Meeting Tech. Dig,. pp. 87–90. 1993.
75. M. Hong, E. de Fresart, J. Steele, A. Zlotnicka, C. Stein, G. Tam, M. Racanelli, L. Knoch, Y.-C. See, and K. Evans, “High-performance SiGe epitaxial base bipolar transistors produced by a reduced-pressure CVD reactor,” IEEE Electron Device Lett., vol. 14. pp. 450–452. 1993.
76. J. Cressler, D. Harame J. Comfort, J. Stork, B. Meyerson, and T. Tice, “Silicon-germanium heterojunction bipolar technology: The next leap in silicon?,” in 1994 ISSCC Tech. Dig., pp, 24–27. 1994.
77. M. Soda, H. Tezuka, F. Sato, T. Hashimoto, S. Nakamura, T. Tatsumi, T. Suzaki, and T. Tashiro, “Si-analog IC's for 20 Gb/s optical receiver,” in 1994 ISSCC Tech. Dig., pp. 170-171, 1994.
78. A. Kapoor and D. Roulston editors, Polysilicon Emitter Bipolar Transistors. New York: IEEE Press. 1989.
79. I. R. C. Post, P. Ashburn, and G. Wolstenholme, “Polysilicon emitters for bipolar transistors: A review and re-evaluation of theory and experiment,” IEEE Trans. Electron Devices, vol. 39, pp. 1717–1731, 1992.
80. M. Takagi, K. Nakayama, Ch. Tevada, and H. Kamioko, “Improvement of shallow base transistor technology by using a doped polysilicon diffusion source,” J. Japan Soc. Appl. Phys. (Suppl.), vol. 42, pp. 101–109. 1972.
81. J. Graul, A. Glasl, and H. Murrmann, “High-performance transistors with arsenic-implanted polysil emitters,” IEEE J. Solid-State Circuits, vol. SC-11. pp. 491–495. 1976.
82. H. C. de Graff and J. G. de Groot, “The SIS tunnel emitter: A theory for emitters with thin interface layers,” IEEE Trans. Electron Devices, vol. ED-26. pp. 1771–1776. 1979.
83. T. H. Ning and R. D. Isaac, “Effect of emitter contact on current gain of silicon bipolar devices,” in 1979 Int. Electron Devices Meeting Tech. Dig., pp. 473–476, 1979.
84. A. A. Eltoukhy and D. J. Roulston, “Minority carrier injection into polysilicon emitters,” IEEE Trans. Electron Devices, vol. ED-29, pp. 961–964. 1982.
85. A. Neugroschel, M. Arienzo, Y. Komem, and R. Isaac, “Experimental study of the minority-carrier transport at the polysilicon-monosilicon interface,” IEEE Trans. Electron Devices, vol. ED-32, pp. 807–816, 1985.
86. J. Burghartz, J. Sun, S. Mader, C. Stanis, and B. Ginsberg, “Perimeter and plug effects in deep sub-micron polysilicon emitter bipolar transistors,” in 1990 Symp. VLSI Technol. Dig. Tech. Papers, pp. 155–156, 1990.
87. J. Burghartz, J. Sun, C. Stanis, S. Mader, and J. Warnock, “Identification of perimeter depletion and emitter plug effects in deep sub-micrometer, shallow-junction polysilicon emitter bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-39, pp. 1477–1489, 1992.
88. J. Burghartz, A. Megdanis, J. Cressler, J. Sun, C. Stanis, J. Comfort, K. Jenkins, and F. Cardone, “Novel in-situ doped polysilicon emitter process with buried diffusion source (BDS),“ IEEE Electron Device Lett., vol. 12, pp. 679–681, 1991.
89. D. D. Tang, E. Hackbarth, and T.-C. Chen, “On the very-high current degradations on Si n-p-n transistors,” IEEE Trans. Electron Devices, vol. ED-37, pp. 1698–1706, 1990.
90. D. R. Collins, “hfe degradation due to reverse bias emitter-base junction stress,” IEEE Trans. Electron. Devices, vol. ED-16, pp. 403-406 1969.
91. D. D. Tang and E. Hackbarth, “Junction degradation in bipolar transistors and the reliability imposed constraints to scaling and design,” IEEE Trans. Electron Devices, vol. ED-35, pp. 2101–2107, 1988.
92. J. Burnett and C. Hu, “Modeling hot-carrier effects in polysilicon emitter bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-35, pp. 2238–2244, 1988.
93. H. Kato, A. Suzuki, T. Hanano, T. Kobayashi, K. Sato, T. Nakayama, H. Gojohbori, T. Maeda, and K. Ochii, “A 9 ns 4 Mb B i CMOS SRAM with 3.3 V operation,” in 1992 ISSCC Tech. Dig., pp. 210-211 1992.
94. K. Nakamura, T. Oguri, T. Atsumo, M. Takada, A. Ikemoto, H. Suzuki, T. Nishigori and T. Yamazaki, “A 6 ns 4 Mb ECL I/O BiCMOS SRAM with LV/TTL Mask Option,” 1992 ISSCC Tech. Dig., pp. 212–213, 1992.
95. N. Tamba, K. Akimoto, M. Ohhayashi, T. Hiramoto, T. Kokubo, S. Ohmori, T. Muraya, A. Kishimoto, S. Tsuji, H. Hiyashi, H. Handa, T. Igarashi, T. Fujiwara, K. Watanabe, A. Uchida, M. Odaka, H. Nambu, K. Yamaguchi, and T. Ikeda, “A 1.5 ns 256 kb BiCMOS SRAM with 11 k 60 ps logic gates,” in 1993 ISSCC Tech. Dig., pp. 246–247, 1993.
96. K. Nakamura, S. Kuhara, T. Kimura, M. Takada, H. Suzuki, H. Yoshida, and T. Yamazaki, “A 220 MHz pipelined 16 Mb BiCMOS SRAM with PLL proportional self-timing generator,” in 1994 ISSCC Tech. Dig., pp. 258–259, 1994.
97. F. Abu-Nofal et al., “A three-million-transistor microprocessor,” i n 1992 ISSCC Tech. Dig., pp. 108–109, 1992.
98. O. Nishii, M. Hanawa, T. Nishimukai, M. Suzuki, K. Yano, M. Hiraki, S. Shukuri, and T. Nishida, “A 1,000 MIPS BiCMOS microprocessor with superscalar architecture,” in 1992 ISSCC Tech. Dig., pp. 114-115 1992.
99. S. Tanaka, T. Hotta, F. Murabayashi, M. Iwamura, H. Yamada, K. Katsura, K. Ikeda, T. Matsuo, T. Takemoto, K. Matsubara, K. Kume, K. Saitou, T. Nakano, K. Mori, T. Shimizu, R. Satomura, N. Kitamura, T. Hayashi, T. Doi, and K. Ishibashi, “A 120 MHz BiCMOS superscalar RISC processor,” in 1993 Symp. VLSI Circuits, pp. 9–10, 1993.
100. A. Saini, “Design of the Intel Pentium processor,” in 1993 ICCD Tech. Dig., pp. 258–261, 1993.
101. J. Schutz, “A 3.3 V 0.6 µm BiCMOS superscalar microprocessor,” in 1994 ISSCC Tech. Dig., pp. 202–203, 1994.
102. T.-Y. Chiu, G. Chin, M. Lau, R. Hanson, M. Morris, K. Lee, A. Voshchenkov, R. Swartz, V. Archer, M. Liu, S. Finegan, and M. Feuer, “Non-overlapping super self-aligned BiCMOS with 87 ps low power ECL,” in 1988 Int. Electron Devices Meeting Tech. Dig., pp. 752–755, 1988.
103. M. P. Brassington, M. H. El-Diwany R. R. Razouk, M. E. Thomas, and P. T. Tuntasood, “An advanced single-level polysilicon submicrometer BiCMOS technology,” IEEE Trans. Electron Devices, vol. 36, pp. 712–719. 1989.
104. T. Mele, J. Hayden, F. Walczyk, M. Lien, Y. See, D. Denning, S. Cosentino, and A. Perera, “A high performance 0.5 µm BiCMOS triple polysilicon technology for 4 Mb fast SRAM's.” in 1990 Int. Electron Devices Meeting Tech. Dig., pp. 481–484. 1990.
105. N. Rovedo, S. Ogura, J. Acocella, K. Barnes, A. Dally, T. Yanagisawa, C. Ng, J. Burkhardt, E. Valsamakis, J. Hamers, T. Buti, and C. Richwine, “Process design for merged complementary BiCMOS,” in 1990 Int. Electron Devices Meeting Tech. Dig., pp. 485–488. 1990.
106. E. D. Johnson, T. B. Hook, J. E. Bertsch, Y. Taur, C. L. Chen, H. J. Shin, S. Ramaswamy, A. Edenfeld, and C. Alcorn, “A high-performance 0.5 µm BiCMOS technology with 3.3 V CMOS devices,” in 1990 Symp. VLSI Technol. Dig., pp. 89-90, 1990.
107. W. Burger, C. Lage, B. Landau, M. DeLong, and J. Small, “An advanced 0.8 µm complementary BiCMOS technology for ultra-high speed circuit performance,” in 1990 Bipolar Circuits and Technol. Meeting Tech. Dig., pp. 78–81, 1990.
108. A. Chantre, G. Festes, G. Giroult-Matlakowski, and A. Nouailhat, “An investigation of nonideal base currents in advanced self-aligned “etched-poly silicon” emitter bipolar transistors,” IEEE Trans. Electron Devices, vol. 38, pp. 1354–1361, 1991.
109. B. von Schravendijk, J. L. de Jong, P. van Wijnen, and G. Conner, “QUBiC2: BiCMOS device technology for 17 GHz bipolar and 0.5 µm CMOS,” in 1990 Bipolar Circuits and Technol. Meeting Tech. Dig., pp. 158–161, 1990.
110. S. Sun, P. Tsui, B. Somero, J. Klein, F. Pintchovski, J. Yeargain, and B. Pappert, “A 0.4-micron fully complementary BiCMOS technology for advanced logic and microprocessor applications,” in 1991 Int. Electron Devices Meeting Tech. Dig., pp. 85–88, 1991.
111. M. I. Elmasry and A. Bellaouar, “BiCMOS at low supply voltage,” in Proc. 1993 Bipolar/BiCMOS Circuits Technol. Mtg., pp. 89–96, 1993.
112. T. Arnborg, “Performance predictions of scaled BiCMOS gates using physical simulation,’ IEEE J. Solid-State Circuits, vol. 27, pp. 754–760, 1992.
113. T. Nagano, S. Shukuri, M. Hiraki, M. Minami, A. Watanabe, and T. Nishida, “What can replace BiCMOS at lower supply voltage regime?” in 1992 Int. Electron Devices Meeting Tech. Dig., pp. 393–396, 1992.
114. G. Shahidi, J. Warnock, B. Davari, B. Wu, Y. Taur, C. Wong, C. Chen, M. Rodriguez, D. Tang, K. Jenkins, P. McFarland, R. Schulz, D. Zicherman, P. Coane, D. Klaus, J. Sun, M. Polcari, and T. Ning, “A high performance BiCMOS technology using 0.25 µm CMOS and double poly 47 GHz bipolar,” i n 1992 Symp. VLSI Technol. Tech. Dig., pp. 28–29, 1992.
115. A. Fukami, Y. Onose, M. Minami, N. Matsuzaki, K. Shoji, A. Watanabe, T. Nagano, T. Nishida and S. Tachibana, “A high-speed low process complexity quarter-micron BiCMOS technology,” in 1993 Symp. VLSI Technol. Dig. Tech. Papers, pp. 77–78, 1993.
116. T. Yuzuriha, T. Yamaguchi, and J. Lee, “Submicron bipolar-CMOS technology using 16 GHz fT double poly-Si transistors,” in 1988 Int. Electron Devices Meeting Tech. Dig., pp. 748–751, 1988.
117. Y. Kobayshi, C. Yamaguchi, Y. Amemlya and T. Sakai, “High performance LSI process technology: SST CBi-CMOS,” in 1988 Int. Electron Devices Meeting Tech. Dig., pp. 760–763, 1988.
118. S. Konaka, T. Kobayashi T. Matsuda, M. Ugajin, K. Imai, and T. Sakai, “HSST/BiCMOS technology with 26 ps ECL and 45 ps 2 V CMOS inverter,” in 1990 Int. Electron Devices Meeting Tech. Dig., pp. 493–496, 1990.
119. H. Klose, M. Kerber, T. Meister, M. Ohnemus, R. Kopi, P. Weger, and J. Weng, “Process-optimization for sub-30 ps BiCMOS technologies for mixed ECL/CMOS applications,” in 1991 Int. Electron Devices Meeting Tech. Dig., pp. 89–92, 1991.
120. J. Kirchgessner, J. Teplik, V. Ilderem, D. Morgan, R. Parmar, S. R. Wilson, J. Freeman, C. Tracy, and S. Cosentino, “An advanced 0.4 µm BiCMOS technology for high performance ASIC applications,” in 1991 Int. Electron Devices Meeting Tech. Dig., pp. 97–100, 1991.
121. H. Honda, K. Uga, M. Ishida, Y. Ishigaki, J. Takahashi, T. Shiomi, S. Ohbayashi, and Y. Kohno, “A high performance 0.6 µm BiCMOS SRAM technology with emitter-base self-aligned bipolar transistors and retrograde well for MOS transistors,” i n 1992 Symp. VLSI Technol. Tech. Dig., pp. 34–35, 1992.
122. T. Shiba, Y. Tamaki, T. Onai, M. Saitoh, T. Kure, and T. Nakamura, “A 9.4 µ 38 GHz sidewall polycide base bipolar (SPOTEC) with half-micron CMOS technology for very-high-speed ULSI's,” in Proc. 1993 Bipolar/BiCMOS Circuits and Technol. Meeting, pp. 67–70, 1993.
123. M. Rodder and D. Antoniadis, “Silicon-on-insulator bipolar transistors,” IEEE Electron Device Lett., vol. 4, pp. 193–195, 1983.
124. B.-Y. Tsaur, D. Silversmith, J. Fan, and R. Mountain, “Fully isolated lateral bipolar-MOS transistors fabricated in zone-melting-recrystallized Si films on SiO2,” IEEE Electron Device Lett., vol. 4, pp. 269–271, 1 983.
125. N. Higaki, T. Fukano, A. Fukuroda, T. Sugii, Y. Arimoto, and T. Ito, “A thin-base lateral bipolar transistor fabricated on bonded SOI,” in 1992 Symp. VLSI Technol. Dig. Tech. Papers, pp. 53–54, 1991.
126. G. Shahidi, D. D. Tang, B. Davari, Y. Taur, P. McFarland, K. Jenkins, D. Danner, M. Rodriguez, A. Megdanis, E. Petrillo, M. Polcari, and T. H. Ning, “A novel high-performance lateral bipolar on SOI,” in 1991 Int. Electron Devices Meeting Tech. Dig. pp. 663-666, 1991.
127. S. Parke, F. Assaderaghi, J. Chen, J. King, C. Hu, and P. Ko, “A versatile SOI BiCMOS technology with complementary lateral BJT's,” in 1992 Int. Electron Devices Meeting Tech. Dig., pp. 453-456, 1992.
128. R. Dekker, W. T. A. v.d. Einden, and H. G. R. Maas, “An ultra low power lateral bipolar polysilicon emitter technology on SOI,” in 1993 Int. Electron Devices Meeting Tech. Dig., pp. 75-78, 1943.
129. S. Parke, C. Hu, and P. Ko, “Bipolar-FET hybrid-mode operation of quarter-micrometer SOI MOSFET's,” IEEE Electron Device Lett., vol. 14, pp. 234–236, 1993.
130. S. Wiedmann, “Potential of bipolar complementary device/circuit technology,” in 1987 Int. Electron Device Meeting Tech. Dig., pp. 96–99, 1987.
131. S. Wiedmann, “Charge buffered logic (CBL)—A new complementary bipolar circuit concept,” in 1985 VLSI Technol. Symp. Dig. Tech. Papers, pp. 38–39, 1985.
132. C. T. Chuang, “NTL with complementary emitter-follower driver: A high-speed low-power push-pull logic circuit,” IEEE J. Solid-State Circuits, vol. 26, pp. 661–665, 1991.
133. C. T. Chuang and D. Tang, “High-speed low-power AC-coupled complementary push-pull ECL circuit,” IEEE J. Solid-State Circuits, vol. 27, pp. 660–663, 1992.
134. Y. Idei, N. Homma, T. Onai, K. Washio, T. Nishida, H. Nambu, and K. Kanetani, “Capacitor-coupled complementary emitter-follower for ultra-high-speed low-power bipolar logic circuits,” in 1993 Symp. VLSI Circuits Dig. Tech. Papers, pp. 25–26, 1993.
135. J. Warnock, P. Lu, T. Chen, K. Toh, J. Cressler, K. Jenkins, D. Tang, J. Burghartz, J. Sun, C. Chuang, G. Li, and T. Ning, “A 27 GHz 20 ps P N P technology,” in 1989 Int. Electron Device Meeting Tech. Dig., pp. 903–905, 1989.
136. J. Warnock, P. Lu, J. Cressler, K. Jenkins, and J. Sun, “35 GHz/35 psec ECL pnp technology,” in 1990 Int. Electron Device Meeting Tech. Dig., pp. 301–304, 1989.
137. D. Harame, B. Meyerson, E. Crabbé C. Stanis, J. Cotte, J. Stork, A. Megdanis, G. Patton, S. Stiffler, J. Johnson, J. Warnock, J. Comfort, and J. Sun, “55 GHz polysilicon-emitter graded SiGe-base PNP transistors,” in 1992 VLSI Technol. Symp. Dig. Tech. Papers, pp. 71–72, 1992.
138. K. Washio, H. Shimamoto, and T. Nakamura, “A 35-GHz 20-µm² self-aligned P N P technology for ultra-high-speed high-density complementary bipolar ULSI's,” in 1992 VLSI Technol. Symp. Dig. Tech. Papers, pp. 64–65, 1992.
139. D. Harame, J. Comfort, E. Crabbé J. Cressler, J. Warnock, B. Meyerson, K. Hsu, J. Cotte, C. Stanis, J. Stork, J. Sun, D. Danner, and P. Agnello, “A SiGe-base P N P ECL circuit technology,” in 1993 VLSI Technol. Symp. Dig. Tech. Papers, pp. 61–62, 1993.
140. J. Warnock, J. Cressler, J. Burghartz, D. Harame, K. Jenkins, and C. Chuang, “High performance complementary bipolar technology,” in 1993 VLSI Technol. Symp. Dig. Tech. Papers, pp. 75–76, 1993.
141. T. Onai, E. Ohue, Y. Idei, M. Tanabe, H. Shimamoto, K. Washio, and T. Nakamura, “An NPN 30 GHz, PNP 32 GHz fT complementary bipolar technology,” in 1993 Int. Electron Device Meeting Tech. Dig., pp. 63–66, 1993.
142. J. Cressler, J. Warnock, D. Harame, J. Burghartz, K. Jenkins, and C. Chuang, “A high-speed complementary bipolar technology with 12-fJ power-delay product,” IEEE Electron Device Lett., vol. 14, pp. 523–526, 1993.
143. C. Chuang, J. Cressler, and J. Warnock, “AC coupled complementary push-pull ECL circuit with 34-fJ power-delay product,” Electron. Lett., vol. 29, pp. 1938–1939, 1993.
144. C. Davis, G. Bajor, J. Butler, T. Crandell, J. Delgado, T. Jung, Y. Khajeh-Noori, B. Lomenick, V. Milam, H. Nicolay, S. Richmond, and T. Rivoli, “A high speed complementary bipolar analog process on SOI,” in IEEE 1992 Bipolar Circuits and Technol. Meeting, pp. 260-263,1992.
145. S. Feindt, J.-J. J. Hajjar, J. Lapham and D. Buss, “A high speed complementary bipolar process on bonded SOI,” in IEEE 1992 Bipolar Circuits and Technology Meeting, pp. 264–267, 1992.
146. J. Warnock, P. Lu, T. Chen, and B. Meyerson, “Boron-doped emitters for high-performance vertical P N P transistors,” in 1989 Bipolar Circuits and Technology Meeting Tech. Dig., pp. 186–189, 1989.
147. I. Post and P. Ashburn, “Investigation of boron diffusion in polysilicon and its application to the design of pnp polysilicon emitter bipolar transistors with shallow emitter junctions,” IEEE Trans. Electron Devices, vol. 38, pp. 2442–2451, 1991.