Restructuring logic representations with easily detectable simple disjunctive decompositions

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 755-759

  Sawada, Hiroshi ^a   Yamashita, Shigeru ^a   Nagoya, Akira ^a  

^a Nippon Telegraph and Telephone Corporation   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COFACTORS; CONSTANT VALUES; DISJOINT SETS; DISJUNCTIVE DECOMPOSITION; FAN-OUT; LOGIC FUNCTIONS; LOGIC REPRESENTATION;

ALGORITHMS;

EID: 0002230377     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655943     Document Type: Conference Paper

References (14)

1. R. L. Ashenhurst, "The Decomposition of Switching Functions," in Proc. an Int'l Symposium on the Theory of Switching, pp. 74-116, Apr. 1957.
2. H. A. Curtis, A New Approach to the Design of Switching Circuits. Van Nostrand, 1962.
3. J. P. Roth and R. M. Karp, "Minimization Over Boolean Graphs," IBM Journal, pp. 227-238, Apr. 1962.
4. S. Chang and M. Marek-Sadowska, "Technology Mapping via Transformations of Function Graphs," in Proc. Int'l Conf. Computer Design, pp. 159-162, Oct. 1992.
5. Y.-T. Lai, M. Pedram, and S. Vrudhula, "BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis," in Proc. Design Automation Conf., pp. 642-647, June 1993.
6. T. Sasao, "FPGA Design by Generalized Functional Decomposition," in Logic Synthesis and Optimization (T. Sasao, ed.), pp. 233-258, Kluwer Academic Publishers, 1993.
7. R. E. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans. Computers, vol. C-35, pp. 667-691, Aug. 1986.
8. H. Sawada, S. Yamashita, and A. Nagoya, "Restricted Simple Disjunctive Decompositions Based on Grouping Symmetric Variables," in Proc. the Seventh Great Lakes Symposium on VLSI, pp. 39-44, Mar. 1997.
9. D. Moller, J. Mohnke, and M. Weber, "Detection of Symmetry of Boolean Functions Represented by ROBDDs," in Proc. Int'l Conf. Computer-Aided Design, pp. 680-684, Nov. 1993.
10. C. R. Edwards and S. L. Hurst, "A Digital Synthesis Procedure Under Function Symmetries and Mapping Methods," IEEE Trans. Computers, vol. c-27, pp. 985-997, Nov. 1978.
11. S. Minato, N. Ishiura, and S. Yajima, "Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean Function Manipulation," in Proc. Design Automation Conf., pp. 52-57, jun 1990.
12. J. Cong and Y. Ding, "On Area/Depth Trade-Off in LUTBased FPGA Technology Mapping," IEEE Trans. on VLSI systems, vol. 2, pp. 137-148, June 1994.
13. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni- Vincentelli, "SIS: A System for Sequential Circuit Synthesis," Memorandum UCB/ERL M92/41, Univ. of California, Berkeley, may 1992.
14. S. Yang, Logic Synthesis and Optimization Benchmarks User Guide Version 3.0. MCNC, Jan. 1991.