A new configurable and scalable architecture for rapid prototyping of asynchronous designs for signal processing

Proceedings - 12th Annual IEEE International ASIC/SOC Conference

Volumn , Issue , 1999, Pages 336-339

  Hardt, W ^a   Kleinjohann, B ^a   Rettberg, A ^a   Kleinjohann, E ^a  

^a SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; NETWORK ARCHITECTURE; RAPID PROTOTYPING;

ASYNCHRONOUS DESIGN; CONFIGURABLE NETWORKS; DCT ALGORITHMS; SCALABLE ARCHITECTURES;

SIGNAL PROCESSING;

EID: 0003757462     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASIC.1999.806530     Document Type: Conference Paper

References (11)

1. Erik Brunvand. Using FPGAs to implement self-timed systems. Journal of VLSI Signal Processing, 6(2), 1993.
2. W. Hardt, P. Altenbcrnd, F. J. Rammig ct. al. Paradise: Design environment for parallel & distributed, embedded real-time Systems. In DIPES'98. Kluwer Academic Publishers, 1998.
3. W. Hardt and W. Rosenstiel. Prototyping of tightly coupled hardwarc/software-systems, Kluwer Journal: Design Automation for Embedded Systems, 2(1), 1997.
4. Scott Hauck, Steven Burns, Geatano Bordello, and Carl Ebcling. An FPGA for implementing asynchronous circuits. IEEE Design & Test of Computers, 11(3), 1994.
5. H. Kropp, C. Reuter, and P. Pirsch. The video and image processing emulation sytcm VIPES. In Ninetb IEEE International Workshop on Rapid System Prototyping. IEEE Computer Society Press, 1998.
6. B. G. Lee. A new algorithm to compute the discrete cosine transform. IEEE Trans, on Acoustics, Speach and Signal Processing, 32(6): 1243-1245, Dec. 1984.
7. Simon W. Moore and Peter Robinson. Rapid prototyping of sell-timed circuits. In Proc. International Conf. Computer Design (ICCD), pages 360-365, October 1998.
8. R. Payne. Asynchronous FPGA architectures. IEE Proceedings, Computers and Digital Techniques; 143(5):282-286, September 1996.
9. R. Smith, K. Fant, D. Parker, R. Stcphani, and C. Y, Wang. An asynchronous 2-D discrete cosine transform chip. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1998.
10. Ivan E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720-738, June 1989
11. Xilinx Corporation. Xilinx programmable gate array data book, 1998.