Video and image processing emulation system VIPES

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 1998, Pages 170-175

  Kropp, H ^a   Reuter, C ^a   Pirsch, P ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; CONSTRAINT THEORY; IMAGE PROCESSING; IMAGE QUALITY; INTERFACES (COMPUTER); LOGIC CIRCUITS; MACROS; REAL TIME SYSTEMS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); REAL TIME EMULATION SYSTEMS; VIDEO AND IMAGE PROCESSING EMULATION SYSTEMS (VIPES);

VIDEO SIGNAL PROCESSING;

EID: 0031682860     PISSN: 10746005     EISSN: None     Source Type: None    
DOI: 10.1109/IWRSP.1998.676687     Document Type: Conference Paper

References (17)

1. Video coding for low bitrate communication 1995 H.263
2. Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s 1993 ISO-IEC IS 11172
3. Generic Coding of Moving Pictures and Associated Audio 1994 ISO-IEC IS 13818
4. The Programmable Logic Data Book 1996 Xilinx Inc.
5. R. Lauwereins M. Engels M. Ade J. A. Peperstraete Grape-II: A System Level Prototyping Environment for DSP Applications IEEE Computer 28 2 35 43 1995
6. P. M. Athanas A. L. Abbott Image Processing on a Custom Computing Platform 4th International Workshop on Field-Programmable Logic and Applications 4th International Workshop on Field-Programmable Logic and Applications Prague Czech Republic 1994-Sept.
7. System Realizer User's Guide 1997 Quickturn Design Systems Inc.
8. Synopsys 1994 DesignWare Data Book
9. R. Wenz Design & Elektronik 20 1993 Markt & Technik Verlag AG Emulation in der ASIC-Entwicklung
10. P. Pirsch Architekturen der digitalen Signalverarbeitung 1996 B.G. Teubner Stuttgart
11. Implementierung von Bildverarbeitungsalgorithmen auf einem Rapid-Prototyping-System 1997 Hannover DFG-Arbeitsbericht zum Forschungsvorhaben Pi 169/7-1
12. T.-T. Do H. Kropp M. Schwiegershauen P. Pirsch Implementation of Pipelined Multipliers on Xilinx FPGAs-A Case Study- 7th International Workshop on Field-Programmable Logic and Applications 7th International Workshop on Field-Programmable Logic and Applications London 1997
13. H. Kropp C. Reuter M. Wiege P. Pirsch 8. Fachtagung Mikroelektonik fur die Informationstechnik ITG March 1998 Hannover Emulation von Bildverarbeitungsalgorithmen am Beispiel der Diskreten Cosinus Tranformation
14. U. Totzek F. Matthiesen T. Noll DCT-Baustein für die Codierung von HDTV-Signalen Mikroelektronik 3 124 127 1991
15. J. Zhang N. W. Bergmann A New Fast DCT-Algorithm for Image Compression IEEE International Workshop on Visual Signal Processing and Communications 57 60 IEEE International Workshop on Visual Signal Processing and Communications Melbourne Australia 1993
16. W. A. Chen C. Harrison S. C. Fralick A Fast Computational Algorithm for the Discrete Cosine Transform IEEE Transactions on Communications 25 1005 1011 Sept. 1977
17. B. Lee A New Algorithm to Compute the Discrete Cosine Transform IEEE Transactions on Accoustic, Speech, and Signal Processing 32 6 1243 1245 Dec. 1984