A low-complexity combinatorial RNS multiplier

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 7, 2001, Pages 675-683

  Paliouras, Vassilis ^a   Karagianni, Konstantina ^a   Stouraitis, Thanos ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

Digital arithmetic; Multiplication; Residue arithmetic; Very large scale integration

Indexed keywords

EID: 0002904957     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.958337     Document Type: Article

References (15)

1. N. Szabö and R. Tanakar Residue Arithmetic and Its Applications to Computer Tecnology. New York: McGraw-Hill 1967.
2. F. Taylor Residue arithmetic: A tutorial with examples IEEE Trans. Comput. vol. C-32 pp. 50-62 May 1984.
3. S. H. Leung Applications of residue number systems to complex digital filters in Proc. 15th Asilomar Conf. Circuits Systems and Computers 1981 pp. 70-74.
4. M. A. Bayoumi G. A. Jullien and W. C. Miller VLSI implementation of residue adders IEEE Trans. Circuits Syst. vol. CAS-34 pp. 284-288 Mar. 1987.
5. G. A. Jullien Implementation of multiplication modulo a prime number with applications to number theoretic transforms IEEE Trans. Comput. vol. C-29 pp. 899-905 Oct. 1980.
6. D. Radhakrishnan and Y. Yuan Novel approaches to the design of VLSI RNS multipliers IEEE Trans. Circuits Syst. II vol. 39 pp. 52-57 Jan. 1992.
7. E. D. DiClaudio F. Piazza and G. Orlandi Fast combinatorial RNS processors for DSP applications IEEE Trans. Comput. vol. 44 pp. 624-633 May 1995.
8. T. Stouraitis S. W. Kim and A. Skavantzos Full adder-based arithmetic units for finite integer rings IEEE Trans. Circuits Syst. II vol. 40 pp. 740-744 Nov. 1993.
9. K. M. Elleithy and M. A. Bayoumi A systolic architecture for modulo multiplication IEEE Trans. Circuits Syst. II vol. 42 pp. 725-729 Nov. 1995.
10. V Paliouras and T. Stouraitis Multifunction architectures for RNS processors IEEE Trans. Circuits Syst. II vol. 46 pp. 1041-1054 Aug. 1999.
11. V Paliouras D. Soudris and T. Stouraitis Systematic derivation of the processing element of a systolic array based on Residue Number System in Proc. IEEE Int. Symp. Circuits Syst. San Diego CA 1992.
12. D. J. Soudris V Paliouras T. Stouraitis and C. E. Goutis A VLSI design methodology for RNS full adder-based inner product architectures IEEE Trans. Circuits Syst. II vol. 44 pp. 315-318 Apr. 1997.
13. I. Koren Computer Arithmetic Algorithms. Englewood Cliffs NJ: Prentice-Hall 1993.
14. K. Hwang Computer Arithmetic: Principles Architecture and Design. New York: Wiley 1979.
15. N. Weste and K. Eshraghian Principles of CMOS VLSI Design: A Systems Perspective second ed. Reading MA: Addison-Wesley 1992.