Residue Arithmetic: A Tutorial with Examples

Computer

Volumn 17, Issue 5, 1984, Pages 50-62

  Taylor, Fred J ^a  

^a UNIVERSITY OF FLORIDA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

RESIDUE NUMBERING SYSTEM;

COMPUTER SYSTEMS, DIGITAL;

EID: 0021428663     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.1984.1659138     Document Type: Article

References (43)

1. “Decimal Arithmetic Unit,” in Stroje Na Zprocovani, A. Nakl, ed., CSAU, Praha, Czech., 1962 (in Czech).
2. H. L. Garner, “The Residue Number System,” IRE Trans. Electronic Computers, Vol. EL-8, No. 6, June 1959, pp. 140–147.
3. N. S. Szabo and R.I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology, McGraw-Hill, New York, 1967.
4. D. D. Miller, J. N. Polky, and J. R. King, “A Survey of Soviet Developments in Residue Number Theory Applied to Digital Filtering,” Proc. 26th Midwest Symp. Circuits and Systems, Aug. 1983.
5. A. Huang, “The Implementation of a Residue Arithmetic Unit via Optical and Other Physical Devices,” Proc. Int’l Optical Computing Conf., 1975, pp. 14–18.
6. C. H. Huang and F. J. Taylor, “A Memory Compression Scheme for Modular Arithmetic,” IEEE Trans. Acoustics, Speech and Signal Processing, Vol. ASSP-27, Dec. 1979, pp. 608–611.
7. W. Smith, “SWIFT,” Symp. Very High Speed Computing Technology, Oct. 1980 (held with IEEE ICASSD Conf.).
8. D. O. Carhoun et al., A Synthesis Algorithm for Recursive Finite Field FIR Digital Filters, Mitre tech, report, Bedford, Mass., Apr. 1983.
9. G. A. Jullien, “Residue Number Scaling and Other Operations Using ROM Arrays,” IEEE Trans. Computers, Vol. C-27, No. 4, Apr. 1978, pp. 325–336.
10. F. J. Taylor, “A VLSI Residue Arithmetic Multiplier,” IEEE Trans. Computers, Vol. C-31, No. 6, June 1982, pp. 540–546.
11. D. K. Banerji, “On the Use of Residue Arithmetic for Computation,” IEEE Trans. Computers, Vol. C-23, Dec. 1974, pp. 1315–1317.
12. F. J. Taylor and A. S. Ramnarayanan, “An Efficient Residue-to-Decimal Converter,” IEEE Trans. Circuits and Systems, Vol. CAS-28, No. 12, Dec. 1981, pp. 1164–1169.
13. F. J. Taylor and C. H. Huang, “An Autoscale Residue Multiplier,” IEEE Trans. Computers, Vol. C-31, No. 4, Apr. 1982, pp. 321–325.
14. F. J. Taylor, “Large Moduli Multipliers for Signal Processing,” IEEE Trans. Circuits and Systems, Vol. CAS-28, No. 7, July 1981.
15. R. T. Gregory and D. W. Matula, “Base Conversion in Residue Number System,” Third Symp. Computational Arithmetic, Nov. 1975, pp. 117–125.
16. D. K. Banerji et al., “A High-Speed Division Method in Residue Arithmetic,” IEEE Proc. Fifth Symp. Computer Arithmetic, May 1981, pp. 158–164.
17. S. S. Yau and J. Chung, “On the Design of Modulo Arithmetic Units Based on Cyclic Groups,” IEEE Trans. Computers, Vol. C-25, No. 11, Nov. 1976, pp. 1057–1067.
18. G. Bioul et al., “A Computation Scheme for an Adder Modulo 2n +1,” Digital Processes, Vol. 1, No. 4, winter 1975, pp. 309–318.
19. D. P. Agarwal, “Modulo 2**n + l Arithmetic Logic,” IEEE J. Electronic Circuits and Systems, Vol. 2, No. 6, Nov. 1978, pp. 186–188.
20. F. J. Taylor and C. H. Huang, “A Floating-Point Residue Arithmetic Unit,” J. Franklin Institute, Vol. 311, Jan. 1981, pp. 33–53.
21. V. A. Vyshysky and V. D. Petushchak, “Algorithms for Determination of the Reciprocal of a Number in a Residue Class System,” Soviet Automatic Control, Vol. 6, No. 3, May 1973, pp. 58–61 (in Russian).
22. N. Tomabechi, M. Kameyama, and T. Higuchi, “Efficient Residue Arithmetic Circuit Using Multiple-Valued Ring Counters and Its Application to Digital Signal Processing,” Proc. 12th Int’l Symp. Multiple-Valued Logic, Feb. 1982, pp. 107–112.
23. D. Mandelbaum, “Error Correction in Residue Arithmetic, IEEE Trans. Computers, Vol. C-21, No. 6, June 1972, pp. 538–545.
24. M. Etzel and W. K. Jenkins, “Redundant Residue Number Systems for Error Detection and Correction in Digital Filters,” IEEE Trans. Acoustics, Speech and Signal processing, Vol. ASSP-29, No. 5, Oct. 1980.
25. W. K. Jenkins and J. J. Krosmeier, “Error Detection and Correction in Quadratic Residue Number Systems,” Proc. 26th Midwest Symp. Circuits and Systems, Pueblo Mexico, Aug. 1983.
26. H. Nussbaumer, “Digital Filtering Using Cotransforms in Finite Fields,” Electronic Letters, Vol. 12, No. 5, Mar. 4, 1976, pp. 113–114.
27. W. K. Jenkins and B. J. Leon, “The Use of Residue Number Systems in the Design of Finite Impulse Response Digital Filters,” IEEE Trans. Circuits and Systems, Vol. CAS-24, No. 4, Apr. 1977, pp. 199–201.
28. M. H. Etzel and W. K. Jenkins, “The Design of Specialized Residue Classes for Efficient Recursive Digital Filter Realization,” IEEE Trans. Acoustics, Speech and Signal Processing, Vol. ASSP-30, No. 3, June 1982, pp. 370–380.
29. W. K. Jenkins, “Complex Residue Number Arithmetic for High Speed Signal Processing,” Electronics Letters, Vol. 16, No. 17, Aug. 1980, pp. 660–661.
30. C. I. Tan and B. C. McInnis, “Adaptive Digital Control Implemented Using Residue Number Systems,” Proc. 20th IEEE Conf. Decision and Control, Vol. 2, Dec. 1981, pp. 808–812.
31. M. Soderstrand, “A Digital Filter for Use with Eight-Bit Microprocessors,” IEEE Proc. 20th Midwest Symp. Circuits and Systems, Aug. 1977, pp. 54–58.
32. V. Y. Shubs, “Feasibility of Utilizing a System of Residual Classes in Signal Processing Equipment,” Izv Vuz Radioelectron USSR, Vol. 23, No. 1, Sept. 1975, pp. 75–76 (in Russian).
33. W. K. Jenkins, “Recent Advances in Residue Number Techniques for Recursive Digital Filtering,” IEEE Trans. Acoustics, Speech and Signal Processing, Vol. ASSP-27, No. 1, Feb. 1979, pp. 19–30.
34. A. S. Ramnarayanan and F. J. Taylor, “On the Structure of HR Filters Vsing Residue Arithmetic,” Proc. IEEE Int’l Conf. Acoustics, Speech and Signal Processing, Apr. 1981, pp. 251–254.
35. F. J. Taylor and C. H. Huang, “A Comparison of DFT Algorithms Using a Residue Architecture,” Computer and Electrical Engineering (England), Vol. 8, No. 3, Sept. 1981, pp. 161–171.
36. B. D. Tseng, G. A. Jullien, and W. C. Miller, “Implementation of FFT Structures Using the Residue Number System,” IEEE Trans. Computers, Vol. C-28, No. 11, Nov. 1979, pp. 831–845.
37. A. Z. Baraniecka and G. A. Jullien, “Residue Number System Implementations of Number Theoretic Transforms in Complex Residue Rings,” IEEE Trans. Acoustics, Speech and Signal Processing, Vol. ASSP-23, No. 3, June 1980, pp. 285–291.
38. S. C. P. Martin et al, “Microprocessor Implementation of Number Theoretic Transforms,” IEEE J. Electronic Circuits and Systems, Vol. 3, No. 1, Jan. 1979, pp. 21–26.
39. N. S. Reddy and V. U. Reddy, “Convolution Algorithms for Small-Word-Length Digital Filtering Applications,” IEEE J. Electronic Circuits and Systems, Vol. 3, No. 6, Nov. 1979, pp. 253–256.
40. C. Huang et al., “Implementation of a Fast Digital Processor Using Residue Number Arithemtic,” IEEE Trans. Circuits and Systems, Vol. 28, No. 1, Jan. 1981, pp. 32–38.
41. S. D. Fouse et al., “Residue-Based Image Processor for Very Large Scale Integration (VLSI) Implementation,” Proc. Intyl Society for Optics (England), Vol. 281, July 1981, pp. 39–43.
42. C. Mead, Introduction to VLSI Systems, Addison-Wesley, Reading, Mass., 1980.
43. R. P. Brent, “Regular Layout for Parallel Adders,” IEEE Trans. Computers, Vol. C-31, No. 2, Mar. 1982, pp. 260–264.