A Faraday cage isolation structure for substrate crosstalk suppression

IEEE Microwave and Wireless Components Letters

Volumn 11, Issue 10, 2001, Pages 410-412

  Wu, Joyce H ^a,c   Scholvin, Jörg ^a,c   Del Alamo, Jesús A ^a,c   Jenkins, Keith A ^b,c  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c IEEE   (United States)

Author keywords

Isolation technology; Mixed signal circuits; RF circuits; Substrate crosstalk; System on a chip

Indexed keywords

EID: 0000510384     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/7260.959312     Document Type: Article

References (12)

1. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits., vol. 28, pp. 420-430, Apr. 1993.
2. K. Joardar, "Comparison of SOI and junction isolation for substrate crosstalk suppression in mixed mode integrated circuits," Electron. Lett., vol. 31, pp. 1230-1231, July 1995.
3. _, "Signal isolation in BiCMOS mixed mode integrated circuits," in Bipolar/BiCMOS Circuits Tech. Mtg., 1995, pp. 178-181.
4. R. B. Merrill, W. M. Young, and K. Brehmer, "Effect of substrate material on crosstalk in mixed analog/digital integrated circuits," in IEDM Tech. Dig., 1994, pp. 433-436.
5. I. Rahim, B.-Y. Hwang, and J. Foerstner, "Comparison of SOI versus bulk silicon substrate crosstalk properties for mixed-mode ICs," in IEEE Int. SOI Conf., 1992, pp. 170-171.
6. J. Kodate, M. Harada, and T. Tsukahara, "Suppression of substrate crosstalk in mixed-signal complementary MOS circuits using high-resistivity SIMOX (Separation by IMplanted OXygen) wafers," Japan. J. Appl. Phys., pt. 1, vol. 39, pp. 2256-2260, 2000.
7. J.-P. Raskin, A. Viviani, D. Flandre, and J.-P. Colinge, "Substrate crosstalk reduction using SOI technology," IEEE Trans. Electron Devices, vol. 44, pp. 2252-2261, Dec. 1997.
8. A. Viviani, J. P. Raskin, D. Flandre, J. P. Colinge, and D. Vanhoenacker, "Extended study of crosstalk in SOI-SIMOX substrates," in IEDM Tech. Dig., 1995, pp. 713-716.
9. N. P. Pham, K. T. Ng, M. Bartek, P. M. Sarro, B. Rejaei, and J. N. Burghartz, "A micromachining post-process module for RF silicon technology," in IEDM Tech. Dig., 2000, pp. 481-484.
10. J. H. Wu, J. A. del Alamo, and K. A. Jenkins, "A high-aspect ratio silicon substrate-via technology and applications: Through-wafer interconnects for power and ground and Faraday cages for SOC isolation," in IEDM Tech. Dig., 2000, pp. 477-480.
11. J. H. Wu, J. Scholvin, and J. A. del Alamo, "An insulator-lined silicon substrate-via technology with high aspect ratio," in IEEE Trans. Electron Devices, vol. 48, Sept. 2001, pp. 2181-2183.
12. A. A. Ayon, R. Braff, C. C. Lin, H. H. Sawin, and M. A. Schmidt, "Characterization of a time multiplexed inductively coupled plasma etcher," J. Electrochem. Soc., vol. 146, pp. 339-349, 1999.