Defining cost functions for robust IC design and optimization [analog ICs]

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 196-201

  Burmen, Árpád ^a   Puhan, Janez ^a   Tuma, Tadej ^a  

^a UNIVERSITY OF LJUBLJANA   (Slovenia)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIER DESIGNS; AUTOMATED DESIGN; BETTER PERFORMANCE; CONSTRAINED OPTIMI-ZATION PROBLEMS; MANUFACTURING PROCESS VARIATIONS; MATHEMATICAL FORMULATION; PARALLEL PROCESSING; PENALTY FUNCTION;

CONSTRAINED OPTIMIZATION; DIFFERENTIAL AMPLIFIERS; EXHIBITIONS; PRODUCT DESIGN;

MATHEMATICAL TRANSFORMATIONS;

EID: 9344264409     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253828     Document Type: Conference Paper

References (16)

1. H. Abdel-Malek and A. Hassan. The ellipsoidal technique for design centering and region approximation. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 10(8):1006-1014, August 1991
2. S. A. Aftab and M. A. Styblinski. IC variability minimization using a new Cp and Cpk based variability/performance measure. In Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS ?94, pages 149-152, London, UK, 1994
3. M. J. Box. A new method of constrained optimization and a comparison with other methods. Computer Journal, 8(1):42-52, April 1965
4. M. del Mar Hershenson, S. P. Boyd, and T. H. Lee. Optimal design of a CMOS op-Amp via geometric programming. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 20(1):1-21, January 2001
5. A. Dharchoudhury and S. M. Kang. Worst-case analysis and optimization of VLSI circuit performances. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 14(4):481-492, April 1995
6. G. G. E. Gielen and R. A. Rutenbar. Computer-Aided design of analog and mixed-signal integrated circuits. Proceedings of the IEEE, 88(12):1825-1854, December 2000
7. H. Gräb, S. Zizala, J. Eckmüller, and K. Antreich. The sizing rules method for analog integrated circuit design. In IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001, pages 343-349, San Jose, CA, USA, 2001
8. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer. Analysis and design of analog integrated circuits. John Wiley & Sons, New York, USA, 2001
9. M. Keramat and R. Kielbasa. OPTOMEGA: An environment for analog circuit optimization. In ISCAS ?98 Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, pages 122-125, Monterey, CA, USA, 1998
10. M. Krasnicki, R. Phelps, R. A. Rutenbar, and L. R. Carley. MAELSTROM: Efficient simulation-based synthesis for custom analog cells. In Proceedings 1999 Design Automation Conference, pages 945-950, New Orleans, LA, USA, 1999
11. K. Krishna and S. W. Director. The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 14(12):1557-1568, December 1995
12. R. Phelps, M. Krasnicki, R. A. Rutenbar, L. R. Carley, and J. R. Hellums. Anaconda: Simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 19(6):703-717, 2000
13. J. Puhan, T.Tuma, and I. Fajfar. Optimisation methods in SPICE: A comparison. In Proceedings of European Conference on Circuit Theory and Design. ECCTD?99. Vol. 2, pages 1279-1282, Stresa, Italy, 1999
14. T. Quarles, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli. SPICE3 version 3f4 user?s manual. University of California, Berkeley, CA, USA, 1989
15. R. Schwencker, F. Schenkel, H. Gräb, and K. Antreich. The generalized boundary curve - A common method for automatic nominal design and centering of analog circuits. In Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000, pages 42-47, Los Alamitos, CA, USA, 2000
16. A. H. Shah. Technology migration of a high performance CMOS amplifier using an automated front-To-back analog design flow. In Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings of Designers? Forum, pages 224-229, Paris, France, 2002