A parametric error analysis of Goldschmidt's division algorithm

Journal of Computer and System Sciences

Volumn 70, Issue 1, 2005, Pages 118-139

  Even, Guy ^a   Seidel, Peter M ^b   Ferguson, Warren E ^c  

^a TEL AVIV UNIVERSITY   (Israel)

^b Southern Methodist University   (United States)

^c The University of Texas at Austin   (United States)

Author keywords

Floating point arithmetic; Goldschmidt's division algorithm; Parametric error analysis

Indexed keywords

ALGORITHMS; ERROR ANALYSIS; ITERATIVE METHODS; MICROPROCESSOR CHIPS; PARAMETER ESTIMATION; VECTORS;

FLOATING-POING DIVISION (FP-DIV); GOLDSCHMIDT'S DIVISION ALGORITHM; PARAMETRIC ERROR ANALYSIS; QUADRATIC CONVERGENCE;

DIGITAL ARITHMETIC;

EID: 9244233329     PISSN: 00220000     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jcss.2004.08.004     Document Type: Article

References (24)

1. R. Agarwal, F. Gustavson, M. Schmookler, Series approximation methods for divide and square root in the POWER3 processor, Proceedings of the 13th IEEE Symposium on Computer Arithmetic, vol. 14, IEEE, 1999, pp. 116-123.
2. S.F. Anderson, J.G. Earle, R.E. Goldschmidt, D.M. Powers, The IBM 360/370 model 91: floating-point execution unit, IBM J. Res. Dev., Jan. 1997.
3. P. Beame, S. Cook, H. Hoover, Log depth circuits for division and related problems, SIAM J. Comput. 15 (1986) 994-1003.
4. G. Bewick, Fast multiplication: Algorithms and Implementation, Ph.D. thesis, Stanford University, March 1994.
5. M.A. Cornea-Hasegan, R.A. Golliver, P. Markstein, Correctness proofs outline for Newton-Raphson based floating-point divide and square root algorithms, in: I. Koren, P. Kornerup (Eds.), Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Adelaide, Australia), IEEE Computer Society Press, Los Alamitos, CA, April 1999, pp. 96-105.
6. D. DasSarma, D.W. Matula, Faithful bipartite ROM reciprocal tables, in: S. Knowles, W.H. McAllister (Eds.), Proceedings of the 12th IEEE Symposium on Computer Arithmetic, 1995, pp. 17-28.
7. G. Even, P.-M. Seidel, W.E. Ferguson, A parametric error analysis of Goldschmidt's division algorithm, in: Proceedings of the 16th IEEE Symposium on Computer Arithmetic, 2003, pp. 165-171.
8. D. Ferrari, A division method using a parallel multiplier, IEEE Trans. Comput. EC-16 (1967) 224-226.
9. M.J. Flynn, On division by functional iteration, IEEE Trans. Comput. C-19 (8) (1970) 702-706.
10. R. Goldschmidt, Applications of division by convergence, Master's thesis, MIT, June 1964.
11. D. Knuth, The Art of Computer Programming, third ed., vol. 2, Addison-Wesley, Reading, MA, 1998.
12. E.V. Krishnamurthy, On optimal iterative schemes for high-speed division, IEEE Trans. Comput. C-19 (3) (1970) 227-231.
13. P. Markstein, IA-64 and Elementary Functions: Speed and Precision, Hewlett-Packard Professional Books, Prentice-Hall, Englewood-Cliffs, NJ, 2000.
14. 1+ε), Inform. Comput 72 (3) (1987) 270-282.
15. S.M. Mueller, W.J. Paul, Computer Architecture, Complexity and Correctness, Springer, Berlin, 2000.
16. S.F. Oberman, Floating-point division and square root algorithms and implementation in the AMD-K7 microprocessor, in: Koren, Kornerup (Eds.), Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Adelaide, Australia), IEEE Computer Society Press, Los Alamitos, CA, 1999, pp. 106-115.
17. W. Paul, P.-M. Seidel, To booth or not to booth?, INTEGRATION 32 (Nov. 2002) 5-40.
18. J. Reif, S. Tate, Optimal size integer division circuits, SIAM J. Comput. 19 (5) (1990) 912-924.
19. D. Russinoff, A mechanically checked proof of IEEE compliance of a register-transfer-level specification of the AMD-K7 floating-point multiplication, division, and square root instructions, LMS J. Comput. Math. 1 (1998) 148-200.
20. E.M. Schwarz, L. Sigal, T. McPherson, CMOS floating point unit for the S/390 parallel enterprise server G4, IBM J. Res. Dev. 41 (4/5) (1997) 475-488.
21. P.-M. Seidel, On the design of IEEE compliant floating-point units and their quantitative analysis, Ph.D. thesis, University of Saarland, Computer Science Department, Germany, 1999.
22. N. Shankar, V. Ramachandran, Efficient parallel circuits and algorithms for division, Inform. Process. Lett. 29 (6) (1988) 307-313.
23. P. Soderquist, M. Leeser, Area and performance tradeoffs in floating-point divide and square-root implementations, ACM Comput. Surveys 28 (3) (1996) 518-564.
24. O. Spaniol, Computer Arithmetic - Logic and Design, Wiley, New York, 1981.