A parametric error analysis of Goldschmidt's division algorithm

Proceedings - Symposium on Computer Arithmetic

Volumn , Issue , 2003, Pages 165-171

  Even, Guy ^a   Seidel, Peter Michael ^b   Ferguson, Warren E ^c  

^a TEL AVIV UNIVERSITY   (Israel)

^b Southern Methodist University   (United States)

^c NONE

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DIGITAL ARITHMETIC; ERROR ANALYSIS; MICROPROCESSOR CHIPS; PARAMETER ESTIMATION; VECTORS;

MICRO-ARCHITECTURES;

PROBLEM SOLVING;

EID: 0041633497     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. R. Agarwal, F. Gustavson, and M. Schmookler. Series approximation methods for divide and square root in the power3 processor. In Proceedings of the 14th IEEE Symposium on Computer Arithmetic, pages 116-123, 1999.
2. S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers. The IBM 360/370 model 91: floating-point execution unit. IBM J. of Research and Development, Jan. 1967.
3. P. Beame, S. Cook, and H. Hoover. Log depth circuits for division and related problems. SIAM Journal on Computing, 15:994-1003, 1986.
4. M. A. Cornea-Hasegan, R. A. Golliver, and P. Markstein. Correctness proofs outline for Newton-Raphson based floating-point divide and square root algorithms. In Proceedings of the 14th IEEE Symposium on Computer Arithmetic, pages 96-105, 1999.
5. D. DasSarma and D. W. Matula. Faithful bipartite ROM reciprocal tables. In Proc. 12th IEEE Symposium on Computer Arithmetic, pages 17-28, 1995.
6. G. Even, P.-M. Seidel, and W. E. Ferguson. A parametric error analysis of Goldschmidt's division algorithm, full version, submitted for Journal publication, available at request, 2003.
7. D. Ferrari. A division method using a parallel multiplier. IEEE Trans. on Computers, EC-16:224-226, Apr. 1967.
8. M. J. Flynn. On division by functional iteration. IEEE Transactions on Computers, C-19(8):702-706, Aug. 1970.
9. R. Goldschmidt. Applications of division by convergence. Master's thesis, MIT, June 1964.
10. D. Knuth. The Art of Computer Programming, volume 2. Addison-Wesley, 3nd edition, 1998.
11. E. V. Krishnamurthy. On optimal iterative schemes for high-speed division. IEEE Transactions on Computers, C-19(3):227-231, Mar. 1970.
12. P. Markstein. IA-64 and Elementary Functions: Speed and Precision. Hewlett-Packard Books. Prentice Hall, 2000.
13. 1+ε). Information and Computation, 72(3):270-282, 1987.
14. S. M. Mueller and W. J. Paul. Computer Architecture. Complexity and Correctness. Springer, 2000.
15. S. F. Oberman. Floating-point division and square root algorithms and implementation in the AMD-K7 microprocessor. In Proceedings of the 14th IEEE Symposium on Computer Arithmetic, pages 106-115, 1999.
16. W. Paul and P.-M. Seidel. To Booth or Not to Booth? INTEGRATION, the VLSI Journal, 33:1-36, Jan. 2003.
17. J. Reif and S. Tate. Optimal size integer division circuits. SIAM Journal on Computing, 19(5):912-924, Oct. 1990.
18. D. Russinoff. A mechanically checked proof of IEEE compliance of a register-transfer-level specification of the amd-K7 floating-point multiplication, division, and square root instructions. LMS Journal of Computation and Mathematics, 1:148-200, December 1998.
19. E. Schwarz, L. Sigal, and T. McPherson. CMOS floating point unit for the S/390 parallel enterpise server G4. IBM J. of Research and Development, 41(4/5):475-488, 1997.
20. P.-M. Seidel. On the Design of IEEE Compliant Floating-Point Units and their Quantitative Analysis. PhD thesis, University of Saarland, Computer Science Department, Germany, 1999.
21. N. Shankar and V. Ramachandran. Efficient parallel circuits and algorithms for division. Information Processing Letters, 29(6):307-313, 1988.
22. P. Soderquist and M. Leeser. Area and performance trade-offs in floating-point divide and square-root implementations. ACM Computing Surveys, 28(3):518-564, 1996.
23. O. Spaniol. Computer Arithmetic - Logic and Design. Wiley, 1981.