PRO3: A hybrid NPU architecture

IEEE Micro

Volumn 24, Issue 5, 2004, Pages 20-33

  Papaefstathiou, Ioannis ^a   Perissakis, Stylianos ^b   Orphanoudakis, Theofanis G ^b   Nikolaou, Nikos A ^b   Kornaros, George ^b   Zervos, Nicholas A ^b   Konstantoulakis, George ^c   Pnevmatikatos, Dionisios N ^a   Vlachos, Kyriakos ^d  

^a TECHNICAL UNIVERSITY OF CRETE   (Greece)

^b Ellemedia Technologies   (Greece)

^c InAccess Networks   (Greece)

^d UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE EQUIPMENT; NETWORK PROTOCOLS; PIPELINE PROCESSING SYSTEMS; QUALITY OF SERVICE; REDUCED INSTRUCTION SET COMPUTING; SEMICONDUCTOR DEVICES;

NETWORK PROCESSING UNITS; PROGRAMMABLE PROTOCOL PROCESSOR SYSTEM; PROTOCOL DATA UNITS;

DATA COMMUNICATION SYSTEMS;

EID: 8844271771     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2004.55     Document Type: Article

References (10)

1. D.E. Comer, Network Systems Design Using Network Processors, Prentice Hall, 2003.
2. P. Gupta and N. McKeown, "Packet Classification on Multiple Fields," Computer Communication Rev., vol. 29, no. 4, Sept. 1999, pp. 147-160.
3. G. Kornaros et al., "A Fully Programmable Memory Management System Supporting Queue Handling at Multi-Gigabit Rates," Proc. 40th Design Automation Conf. (DAC 03), ACM Press, 2003, pp. 54-59.
4. I. Papaefstathiou, et al., "An Innovative Scheduling Scheme for High-Speed Network Processors," Proc. 2003 IEEE Int'l Symp. Circuits and Systems (ISCAS 03), vol.2, IEEE Press, 2003, pp. 93-96.
5. D.C. Stephens, J.C.R. Bennett, and H. Zhang, "Implementing Scheduling Algorithms in High-Speed Networks," IEEE J. Selected Areas in Communications, vol. 17, no. 6, June 1999, pp. 1145-1158.
6. I. Papaefstathiou et al., "Packet Processing Acceleration with a 3-Stage Programmable Pipeline Engine," IEEE Communication Letters, vol. 8, no. 4, Mar. 2004, pp. 183-185.
7. B. Finch and W. Miller, "A New Reference Design Development Environment for JPEG 2000 Applications," System-on-Chip and ASIC Design Conf. (DesignCon 03), 2003, http://www.cast-inc.com/info/pr/materials/cast_JPEG2K-paper_DCon03.pdf.
8. S. Lakshmanamurthy et al., "Network Processor Performance Analysis Methodology," Intel Technology J., vol. 6, no. 3, Aug. 2002.
9. J. Allen et al., "PowerNP Network Processor Hardware, Software and Applications," IBM J. of Systems and Development, vol. 47, nos. 2/3, March/May 2003, pp. 177-194.
10. IBM PowerNP4GX Product Brief, http://www.bellmicro.com/vendorshowcase/ibmmicro/downloads/NP4GX.pdf.